531MA1101M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MA1101M00DG

531MA1101M00DG: DescriptionLVPECL Output Clock Oscillator, 1101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA1101M00DG Overview

LVPECL Output Clock Oscillator, 1101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA1101M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1101 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Concentrated Typical Circuit of Reference Voltage c

Analog limiter circuit diagram

Main circuit of transformer composite thyristor pulse power supply

Forward and reverse control circuit using arc interlocking relay to extend conversion time

Thermocouple temperature transmission circuit

4-20MA photoelectric conversion circuit

Here is a flyback switching power supply built with TOP series switching IC, undervoltage protection. I have a question here. Please leave.: The switch IC specification is uploaded. The two resistors connected to the V pin of the TOP switch chip (in the circuit structure of Figure 1) R1 and R2 resistance calculation formula refer to Figure...; 西里古1992 Analog electronics

C program optimization problem: [i=s]This post was last edited by dontium on 2015-1-23 13:27[/i] I recently wrote a project and the program was debugged, but the real-time performance did not meet the requirements, so I chose the op...; eeworld000 Analogue and Mixed Signal

wince recording data is all 0 or noise: The recording function is implemented under WinCE, using waveInOpen, waveInPrepareHeader, waveInAddBuffer and other functions. It can be recorded and played normally under Windows XP. However, using t...; cecilecheung Embedded System

Is it a problem with CCS2.2 or a problem with the program???: I am using DM642, and when I use the timer to control the LED flashing, I encounter a problem: when I connect the emulator and open CCS2.2 to run the program, the board does not respond, but after clo...; wangyueming DSP and ARM Processors

[Recruitment] Shanghai Xinjin Semiconductor Company is recruiting! Updated positions in August!: Shanghai Xinjin Semiconductor Co., Ltd. (BCD) is recruiting system engineers, design engineers, layout engineers, equipment maintenance engineers, process engineers, etc. for power management (AC/DC, ...; qingyuxuan Recruitment

I use MDK to debug the program, but it stops running here. Does anyone know what's going on?: I am debugging the sim900a module. The MDK compilation is correct. When I downloaded it to the board, I found that the program was wrong. I used MDK to debug the simulator. As a result, I found that t...; apple00112233 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components