EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDF62F-80N-60.000

Description
LVDS Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size121KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GDF62F-80N-60.000 Overview

LVDS Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN

3GDF62F-80N-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerEuroquartz
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load50 OHM
physical size11.4mm x 9.6mm x 2.5mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
EURO
QUARTZ
11.4 x 9.6 x 2.5mm SMD VCXO
Frequency range 38MHz to 640MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
GDF62 LVDS VCXO
38.0MHz to 640.0MHz
OUTLINE & DIMENSIONS
DESCRIPTION
GDF62 VCXOs are LVDS output VCXOs packaged in 6 pad 11.4 x 9.6
x 2.5mm SMD. Typical phase jitter for GDF series VCXOs is 0.4 ps.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption
38 to 100MHz:
100.01 to 320MHz:
320.01 to 640MHz:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
38.0MHz to 640.0MHz
3.3 VDC ±5%
LVDS
3.0ps typical
20.0ps typical, 30.0ps maximum
0.4ps typical, 5.0ps maximum
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
10ms maximum, 5ms typical
65mA max.
80mA max.
90mA max.
2kV maximum
-55° to +150°C
±2ppm per year maximum
Fully compliant
PHASE NOISE
Offset:
10Hz 100Hz
dBc/Hz:
-62
-92
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad Output Status
Status
Not connected LVDS and Complimentary LVDS enabled
Below 0.3Vdd Both outputs are disabled (high impedance)
Both outputs are enabled
Above 0.7Vdd
PART NUMBERING
Example:
1kHz
-120
10kHz
-132
100kHz 1MHz 10MHz
-128
-140
-150
3 GDF62 B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GDF62
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
IC package naming convention
[font=Arial][b]1. BGA (ball grid array) [/b] is a type of surface mount package. Ball bumps are made on the back of the printed circuit board in an array to replace the pins. The LSI chip is mounted o...
天天向上 PCB Design
Driving LCD with FPGA
I'm working on a project about FPGA recently, but I don't have any idea how to drive a 1602 LCD. Has anyone done this before? Can you give me some ideas or some guidance? Thank you very much! !...
maihy1985 Embedded System
EEWORLD University Hall----Live Preview: Xilinx and Avnet's technical solutions in ADAS/AD
Live broadcast preview: Xilinx and Avnet's technical solutions for ADAS/AD : https://training.eeworld.com.cn/course/4488...
phantom7 Integrated technical exchanges
Tell us what sports you like and are good at.
Running for more than 5 kilometers in one breath counts. Swimming, cycling, and mountain climbing all count, but it’s best if you can be better than someone who has never practiced. Ball games such as...
高员外 Talking
Driverstudio3.2 compile error! Urgent!
I have been studying driver development recently, and the environment is as follows: VS2005.NET+DDKXP+DriverStudio3.2. I wrote a hello program with the following settings: 1. Select "Kernel Mode Servi...
liu_liu520 Embedded System
Today, when debugging the 6678 nor flash loading code, I found a bug in CCS V5.
[i=s]This post was last edited by lelee007 on 2014-1-19 21:13[/i] I was very depressed. I had been struggling for two days. Today, I couldn't stand it anymore and decided to solve this problem anyway....
lelee007 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 275  1826  99  1207  716  6  37  2  25  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号