TSC80C31-25IH datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TSC80C31-25IH

TSC80C31-25IH: DescriptionCMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller; CategoryThe embedded processor and controller Microcontrollers and processors; File Size279KB，19 Pages; ManufacturerTEMIC; Websitehttp://www.temic.de/

Download Datasheet Parametric View All

TSC80C31-25IH Overview

CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller

TSC80C31-25IH Parametric

Parameter Name	Attribute value
Maker	TEMIC
Reach Compliance Code	unknow
Has ADC	NO
Address bus width	16
bit size	8
maximum clock frequency	25 MHz
DAC channel	NO
DMA channel	NO
External data bus width	8
JESD-30 code	S-CQCC-N44
Number of I/O lines	32
Number of terminals	44
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
PWM channel	NO
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	SQUARE
Package form	CHIP CARRIER
Certification status	Not Qualified
speed	25 MHz
Maximum slew rate	27.5 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal location	QUAD
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER

Preview

Download Datasheet

View All

versions of the 8051 NMOS single chip 8 bit

µC.

The fully static design of the TSC80C31/80C51 allows to

reduce system power consumption by bringing the clock

frequency down to any value, even DC, without loss of

data.

The TSC80C31/80C51 retains all the features of the 8051

: 4 K bytes of ROM ; 128 bytes of RAM ; 32 I/O lines ;

two 16 bit timers ; a 5-source, 2-level interrupt structure

; a full duplex serial port ; and on-chip oscillator and clock

circuits.

software-selectable modes of reduced activity for further

reduction in power consumption. In the Idle Mode the

CPU is frozen while the RAM, the timers, the serial port,

and the interrupt system continue to function. In the

Power Down Mode the RAM is saved and all other

functions are inoperative.

The TSC80C31/80C51 is manufactured using SCMOS

process which allows them to run from 0 up to 44 MHz

with VCC = 5 V. The TSC80C31/80C51 is also available

at 20 MHz with 2.7 V < Vcc < 5.5 V.

TSC80C31/80C51-L16 : Low power version

Vcc : 2.7–5.5 V Freq : 0–16 MHz

TSC80C31/80C51-L20 : Low power version

Vcc : 2.7–5.5 V Freq : 0–20 MHz

TSC80C31/80C51-12 : 0 to 12 MHz

TSC80C31/80C51-20 : 0 to 20 MHz

TSC80C31/80C51-25 : 0 to 25 MHz

TSC80C31/80C51-30 : 0 to 30 MHz

TSC80C31/80C51-36 : 0 to 36 MHz

TSC80C31/80C51-40 : 0 to 40 MHz

TSC80C31/80C51-44 : 0 to 44 MHz*

* Commercial and Industrial temperature range only. For other speed

and range please consult your sale office.

Features

Power control modes

128 bytes of RAM

4 K bytes of ROM (TSC80C31/80C51)

32 programmable I/O lines

Two 16 bit timer/counter

64 K program memory space

64 K data memory space

Fully static design

0.8

µm

CMOS process

Boolean processor

5 interrupt sources

Programmable serial port

Temperature range : commercial, industrial, automotive and

military

Optional

Secret ROM : Encryption

Secret TAG : Identification number

MATRA MHS

Rev. E (14 Jan.97)

Recommended Resources

Car video surveillance anti-theft circuit diagram

Lightning protection wiring for direct-match generators of 300kW and below a

Short wave signal transponder circuit

Phase pulse type phase failure protector circuit

monostable circuit

MP3 circuit diagram 6

DFT/IDFT Reference Design: IntroductionThe DFT reference design performs a discrete Fourier transform (DFT) or an inverse DFT (IDFT) of a complex input sequence and produces a complex output sequence. The reference design perfo...; xiaoxin1 FPGA/CPLD

How is the ADS configuration file .HFC generated?: :D May I ask all the experts, how is the ADS configuration file .HFC generated? Using IAR seems to be .ICF file, what is the function of this thing?...; zhangbinkui818 MCU

PCB Design - Why are the signals of the two identical DDRs different in the picture?: My question: As shown in the figure, two DDRs, Why is the DDR mark point ② on the right side Vref_DDR_DQ_1? Instead of Vref_DDR_CA_2 (or Vref_DDR_CA_1) like the DDR mark point ① on the left, Shouldn't...; 普拉卡图 PCB Design

Brother Aniu's series of stories: Marshal Tianpeng's blind date: It is said that Tang Monk and his five disciples went to the West to visit the Buddha and obtain the true scriptures. Zhu Bajie also completed his merits and was named the messenger of the altar. Seei...; jameswangsynnex Talking

I made an industrial-grade frequency meter with equal precision using AT89C51RC, and the cost was only a few dozen yuan.: Recently, I made an equal-precision frequency meter using AT89C51RC. The cost is only a few yuan. The frequency range is 1Hz---20MHz. The sensitivity is >40mVrms. Waveform: sine wave, square wave, tri...; caosc Embedded System

X-NUCLEO-IKS01A3 sensor driver transplantation based on NUCLEO-L011K4: [i=s]This post was last edited by sylar^z on 2019-7-24 18:22[/i]This porting of the X-NUCLEO-IKS01A3 sensor driver is based on the NUCLEO-L011K4 development board, using the official en.x-cube-mems1.z...; sylar^z ST Sensors & Low Power Wireless Technology Forum

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components