EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9666501TEC

Description
HEX TTL/CMOS TO CMOS TRANSLATOR, TRUE OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size33KB,3 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

5962R9666501TEC Overview

HEX TTL/CMOS TO CMOS TRANSLATOR, TRUE OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16

5962R9666501TEC Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
Parts packaging codeDIP
package instructionDIP, DIP16,.3
Contacts16
Reach Compliance Codeunknown
ECCN codeEAR99
maximum delay
Interface integrated circuit typeTTL/CMOS TO CMOS TRANSLATOR
JESD-30 codeR-CDIP-T16
JESD-609 codee4
Number of digits1
Number of functions6
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output latch or registerNONE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5/15 V
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class T
Maximum seat height5.08 mm
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
width7.62 mm
CD4504BT
Data Sheet
July 1999
File Number
4623.1
CMOS Hex Voltage Level Shifter for
TTL-to-CMOS or CMOS-to-CMOS
Operation
Intersil’s Satellite Applications Flow
TM
(SAF) devices are fully
tested and guaranteed to 100kRAD total dose. These QML
Class T devices are processed to a standard flow intended
to meet the cost and shorter lead-time needs of large
volume satellite manufacturers, while maintaining a high
level of reliability.
CD4504BT Hex Voltage Level Shifter consists of six circuits
which shift input signals from the V
CC
logic level to the V
DD
logic level. To shift TTL signals to CMOS logic levels, the
SELECT input is at the V
CC
HIGH logic state. When the
SELECT input is at a LOW logic state, each circuit translates
signals from one CMOS level to another.
Features
• QML Class T, Per MIL-PRF-38535
• Radiation Performance
- Gamma Dose (γ) 1 x 10
5
RAD(Si)
- SEP Effective LET > 75 MEV/gm/cm
2
• Independence of Power Supply Sequence Considerations
- V
CC
Can Exceed V
DD
- Input Signals can Exceed Both V
CC
and V
DD
• Up and Down Level Shifting Capability
• Shiftable Input Threshold for Either CMOS or TTL
Compatibility
• 100% Tested for Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
• Standardized Symmetrical Output Characteristics
Specifications
Specifications for Rad Hard QML devices are controlled by
the Defense Supply Center in Columbus (DSCC). The SMD
numbers listed below must be used when ordering.
Detailed Electrical Specifications for the CD4504BT are
contained in SMD 5962-96665.
A “hot-link” is provided from
our website for downloading.
www.intersil.com/spacedefense/newsafclasst.asp
Intersil’s Quality Management Plan (QM Plan), listing all
Class T screening operations, is also available on our
website.
www.intersil.com/quality/manuals.asp
Pinouts
CD4504BT (SBDIP), CDIP2-T16
TOP VIEW
V
CC
A
OUT
A
IN
B
OUT
B
IN
C
OUT
C
IN
1
2
3
4
5
6
7
8
16 V
DD
15 F
OUT
14 F
IN
13 SELECT
12 E
OUT
11 E
IN
10 D
OUT
9 D
IN
Ordering Information
ORDERING
NUMBER
5962R9666501TEC
5962R9666501TXC
PART
NUMBER
CD4504BDTR
CD4504BKTR
TEMP.
RANGE
(
o
C)
-55 to 125
-55 to 125
V
CC
A
OUT
A
IN
B
OUT
B
IN
C
OUT
C
IN
V
SS
V
SS
CD4504BT (FLATPACK), CDFP4-16
TOP VIEW
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
F
OUT
F
IN
SELECT
E
OUT
E
IN
D
OUT
D
IN
NOTE:
Minimum order quantity for -T is 150 units through
distribution, or 450 units direct.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Satellite Applications Flow™ (SAF) is a trademark of Intersil Corporation.

5962R9666501TEC Related Products

5962R9666501TEC CD4504BDTR CD4504BKTR 5962R9666501TXC
Description HEX TTL/CMOS TO CMOS TRANSLATOR, TRUE OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 HEX TTL/CMOS TO CMOS TRANSLATOR, TRUE OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 HEX TTL/CMOS TO CMOS TRANSLATOR, TRUE OUTPUT, CDFP16, CERAMIC, FP-16 HEX TTL/CMOS TO CMOS TRANSLATOR, TRUE OUTPUT, CDFP16, CERAMIC, FP-16
Parts packaging code DIP DIP DFP DFP
package instruction DIP, DIP16,.3 SIDE BRAZED, CERAMIC, DIP-16 DFP, FL16,.3 DFP, FL16,.3
Contacts 16 16 16 16
Reach Compliance Code unknown not_compliant not_compliant unknown
ECCN code EAR99 EAR99 EAR99 EAR99
Interface integrated circuit type TTL/CMOS TO CMOS TRANSLATOR TTL/CMOS TO CMOS TRANSLATOR TTL/CMOS TO CMOS TRANSLATOR TTL/CMOS TO CMOS TRANSLATOR
JESD-30 code R-CDIP-T16 R-CDIP-T16 R-CDFP-F16 R-CDFP-F16
JESD-609 code e4 e0 e0 e4
Number of digits 1 1 1 1
Number of functions 6 6 6 6
Number of terminals 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C
Output latch or register NONE NONE NONE NONE
Output polarity TRUE TRUE TRUE TRUE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DIP DFP DFP
Encapsulate equivalent code DIP16,.3 DIP16,.3 FL16,.3 FL16,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE FLATPACK FLATPACK
power supply 5/15 V 5/15 V 5/15 V 5/15 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Filter level MIL-PRF-38535 Class T MIL-PRF-38535 Class T MIL-PRF-38535 Class T MIL-PRF-38535 Class T
Maximum seat height 5.08 mm 5.08 mm 2.92 mm 2.92 mm
surface mount NO NO YES YES
technology CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY
Terminal surface GOLD Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) GOLD
Terminal form THROUGH-HOLE THROUGH-HOLE FLAT FLAT
Terminal pitch 2.54 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
total dose 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V
width 7.62 mm 7.62 mm 6.73 mm 6.73 mm
Maker Renesas Electronics Corporation Renesas Electronics Corporation - Renesas Electronics Corporation

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 364  2783  2150  2295  1296  8  57  44  47  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号