50237-3054 datasheet, PDF - EEWORLD Datasheet

50237-3054: DescriptionRing Terminal, 2.63mm2; CategoryThe connector; File Size2MB，23 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home; Environmental Compliance

Download Datasheet Parametric View All

50237-3054 Overview

Ring Terminal, 2.63mm2

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Molex
Reach Compliance Code	unknown
ECCN code	EAR99
Manufacturer's serial number	50237
Terminal and terminal strip types	RING TERMINAL
Conductor cross section	2.63 mm2
Wire gauge	14 AWG

압착단자

Solderless Terminals

When collecting a row of data and putting it into FIFO, should the clock remain unchanged when reading data from FIFO?: When doing image interpolation, converting 720P to 1080p, I want to collect data one line and put it into FIFO. So when reading data from FIFO, should the clock remain unchanged? eeworldpostqq...; 桂花蒸 FPGA/CPLD

Where can I download suitable mobile phone today desktop plug-in management software?: RT...; zhangxiaowei123 Embedded System

How can the serial port communicate with the board?: I would like to ask, there is a VGA interface on my board, how can I use the serial port on the computer to communicate with the VGA interface, and what kind of board do I need to convert the communic...; 小庞 Embedded System

Energy saving: The application scope of power management semiconductors is further expanded: Semiconductor technology drives the boom in power management 　　A recent short article interestingly described power management semiconductors as the Cinderella of the semiconductor industry, which sho...; selenababy Power technology

DSP TMS320C66x DSP Optimization: 1. Common options for c6x compilation (I) The c6x compiler is "cl6x.exe" Method of use Cl6x [options] [filenames] Cl6x: Compiler Options: Compiler options Filenames: C or assembly source file Descript...; fish001 DSP and ARM Processors

What should I do if the logic analyzer that comes with lattice affects the synthesis results?: What should I do if the logic analyzer that comes with lattice affects the synthesis results? The logic analyzer built into lattice affects the synthesis results. What should I do? Deleting an observa...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components