54F189DM datasheet, PDF - EEWORLD Datasheet

54F189DM: DescriptionStandard SRAM, 16X4, 23ns, CMOS, CDIP16, CERAMIC, DIP-16; Categorystorage storage; File Size63KB，3 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

54F189DM Overview

Standard SRAM, 16X4, 23ns, CMOS, CDIP16, CERAMIC, DIP-16

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Maximum access time	23 ns
JESD-30 code	R-GDIP-T16
JESD-609 code	e0
length	19.43 mm
memory density	64 bit
Memory IC Type	STANDARD SRAM
memory width	4
Number of functions	1
Number of terminals	16
word count	16 words
character code	16
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	16X4
Output characteristics	3-STATE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

About LPC1768-SPI: Is there any simple routine about LPC1768 about SPI?...; frankay ARM Technology

Advantages and disadvantages of totem pole compared to single transistor driver: What are the advantages and disadvantages of the first totem pole circuit compared to the second single transistor drive? Don't they just increase the driving capability? In addition, the transistors ...; cxq742536574 Analog electronics

2009 National Competition Implementation Process and Competition Rules (Official Website): [i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] :lol...; 673539743 Electronics Design Contest

Application of cognitive radio technology in the commercial field: Application of cognitive radio technology in the commercial field...; lorant RF/Wirelessly

RT-thread studio hardware timer counting issue: Environment: The hardware clock is configured in RTT, the counting frequency is 1MHZ, counting up, and the maximum count is 0xFFFF Test steps: 1. The timer trigger mode is periodic trigger, the timer ...; 小清鑫 XuanTie RISC-V Activity Zone

EEWORLD University - WEBENCH FPGA Architect Functional Guide: WEBENCH FPGA Architect Functional Tour : https://training.eeworld.com.cn/course/165...; zhangjianee Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components