531EB616M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EB616M000DGR

531EB616M000DGR: DescriptionLVPECL Output Clock Oscillator, 616MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB616M000DGR Overview

LVPECL Output Clock Oscillator, 616MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB616M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	616 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Series photocoupler control thyristor switching circuit

Common collector circuit-micro-variant equivalent circuit 02

AC circuit fuse melt blown indication circuit

Using decimal counter and pulse distributor to form an infrared remote control interlock switch

Step-down chopper switch regulated power supply circuit composed of CWl524

Two-input resistor-transistor NOR gate

Follow-up of laser eye surgery: [i=s]This post was last edited by mmmllb on 2016-1-8 11:34[/i] In the previous post, I asked everyone about their views on laser surgery. I will talk about the follow-up. My friend went to the hospita...; mmmllb Talking

Worth reading: [Homemade FOC Driver] A simple explanation of FOC algorithm and SVPWM technology: I saw Zhihuijun's [homemade] robot's heart--ultra-mini FOC vector control driver [hardcore] I'm so envious that I want to make my own. Is there anyone like me in the forum?The FOC principle mentioned ...; 蓝猫淘气 Robotics Development

【Help】Image processing, image recognition, intelligent video: Thank you for the forum for providing us with a place to exchange technology! I have contracted a project, but I am a little confused about the technology, so I came to the forum for help! A 50*50cm s...; eemailesi MCU

Sincerely apply for CycloneV evaluation board: I am currently working on the autonomous flight, path planning and barrier research of small unmanned helicopters. The basic platform has been built, and I hope to move the control algorithm to FPGA. ...; garyhappy4 FPGA/CPLD

Research on SoC Prototype Verification Technology: Rapid system prototyping technology has become one of the main means of SoC (system on chip) verification, but most prototype descriptions still use Verilog/VHDL language, which has low description ef...; fighting Industrial Control Electronics

I have never understood these two lines of code. Please help me.: BCSCTL1 = CALBC1_1MHZ; //Set DCO to 1MHZDCOCTL =CALBC1_1MHZ;Does this mean that the DCO is selected to provide a 1MHz clock frequency?[[i]This post was last edited by cfg on 2011-8-3 23:15[/i]]...; cfg Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components