531AC672M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AC672M000DG

531AC672M000DG: DescriptionLVPECL Output Clock Oscillator, 672MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AC672M000DG Overview

LVPECL Output Clock Oscillator, 672MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC672M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	672 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Bidirectional diode trigger circuit

Single-phase AC motor forward and reverse control circuit

Battery powered flammable gas leak alarm

Electronic quick starter for fluorescent lamps

Automatic battery monitoring device for generator starting

Dual-channel integrated twin amplifier circuit

dsp sci mode can read and write 16 bytes normally: Haha, using the dumbest method, dsp sci mode can read and write 16 bytes normally...; 安_然 DSP and ARM Processors

Please help me, my boss asked me to analyze this circuit in the afternoon meeting.: [i=s] This post was last edited by pqa on 2017-1-17 10:01 [/i] Please help me analyze this circuit. I have a meeting this afternoon to prepare an analysis report, but I still don’t understand it very ...; pqa Automotive Electronics

How to generate the txt file for wireless update of ez430?: By default, the d43 file is directly generated. After using Lite FET-Pro430 to save it as a txt file, it still cannot be updated. After the first progress bar is completed, this error is reportedThe R...; amy320 Microcontroller MCU

Extra! Extra! Register now to get free download points~~: {:1_108:}{:1_108:}{:1_108:}[size=3][color=#000000][b]Extra~~[/b][/color][/size][size=3][color=#0000ff] [/color][/size]In order to meet everyone's needs, so that everyone no longer faces the embarrassi...; okhxyyo Download Centre

Embedded group, VC group, hacker group, ASP group, economic group: Welcome everyone to join: Hacker Group: 18605156 VC Group: 1 8 6 0 7 5 9 0. ASP Group: 48490599 Embedded Group: 3 3 9 5 6 0 1 2. Please write your name when joining. LINUX Group: 1 8 7 8 8 8 0 3. Econ...; niuhaibing Embedded System

Hi, everyone, how to tracert in wince: Hi, how do I do Tracert in Windows CE? I want to know which routes the server I am connected to has passed through. Is there a way to do this in Windows CE, like typing pathping www.google.com in the ...; 54413141 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components