530MB852M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB852M000DGR

530MB852M000DGR: DescriptionLVPECL Output Clock Oscillator, 852MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB852M000DGR Overview

LVPECL Output Clock Oscillator, 852MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB852M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	852 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automatic light control lighting circuit 4

noise limiter

ISP using real USB chip and M8

Direct reading photoelectric colorimeter circuit

RSCW-102 rechargeable shaver circuit

875p computer motherboard circuit diagram_025

【TI's First Low Power Design Competition】Sacq's Wolverine (2): Reinstalling IAR: (1) Do I really need to upgrade the IDE? When I opened the box of the Wolverine development board, the first thing I saw was a yellow project label - a reminder to update to the latest version of the ...; sacq Microcontroller MCU

Application of ADSL broadband access technology in Korean communications1: I. Overview The main reason why Korea Telecom launched ADSL business was due to fierce market competition. Since telecommunication business was completely liberalized, in addition to Korea Telecom, ma...; songbo RF/Wirelessly

Questions about option byte: The chip is RL78G13 Development environment CS+ I used the code generator. After generating the code, I could not find the code related to the option byte. Where did the code generator put the code re...; bpshui Renesas Electronics MCUs

LaunchPad does not work: I have a used LaunchPad. When I plugged it into the computer for the first time, LED0 flashed once and then went out. No other LEDs were on. I don't know what happened. The computer didn't respond at ...; 长毛小兔 Microcontroller MCU

An ADC with isolation ---AD7401: [color=#000][font=Helvetica, Arial, sans-serif]The article in "ADI Award-winning Download - Solar Photovoltaic Power Generation Solutions" mentions several distinctive ADI circuits: [/font][/color] [c...; dontium ADI Reference Circuit

Detailed explanation of inittab file in linux: Reposted from: http://www.2cto.com/os/201108/98426.htmlThe process number of init is 1 (ps -aux | less). From this point, we can see that the init process is the starting point of all system processes...; zhouning201 Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components