EEWORLDEEWORLDEEWORLD

Part Number

Search

530EA257M000DGR

Description
LVPECL Output Clock Oscillator, 257MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EA257M000DGR Overview

LVPECL Output Clock Oscillator, 257MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA257M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency257 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LM3S9B96 Development Board
Is anyone using LM3S9B96?The QVGA LCD in the LM3S9B96 Development Board uses its GPIO to drive the LCD. Why not use EPI?If GPIO is used to drive the LCD, will refreshing the LCD be too slow?...
蓝雨夜 Microcontroller MCU
【RT-Thread Reading Notes】Face the Operating System
[i=s]This post was last edited by ddllxxrr on 2019-4-21 08:15[/i] Thanks to EEWORLD and Wildfire for providing the reading opportunity. Some readers may have some doubts about my title. Why do you loo...
ddllxxrr Real-time operating system RTOS
Series resonance has core technology
When choosing a measuring instrument, one certainly hopes that its overall measuring effect is better and its measurement value is higher. Therefore, when choosing the corresponding measuring instrume...
ZXCQWEASD Integrated technical exchanges
Linux LXDE Desktop system cannot use putty
Why can't I use putty to view the serial port output information on the DE1 board using the official Linux LXDE Desktop system?...
的神等等 FPGA/CPLD
[FPGA (cyclone4) Issue 2] Bottlenecks and mentality
When I first started learning FPGA, I read a lot of study notes and experiences. At the beginning, I saw a sentence that FPGA is easy to get started with, but it is difficult to master it. Now I find ...
wsdymg FPGA/CPLD
Share my experience in debugging LM3S8962 serial peripherals
LM3S8962 has two serial port peripherals, namely A0 (RXD) and A1 (TXD) of GPIO A port; D2 (RXD) and D3 (TXD) of GPIO D port; The polling method I am using now: Step 1: Set the LM3S8962 working clock:S...
eeleader Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 810  1247  1647  2331  1347  17  26  34  47  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号