EEWORLDEEWORLDEEWORLD

Part Number

Search

530SC970M000DG

Description
LVDS Output Clock Oscillator, 970MHz Min, 1134MHz Max, 970MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530SC970M000DG Overview

LVDS Output Clock Oscillator, 970MHz Min, 1134MHz Max, 970MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC970M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency1134 MHz
Minimum operating frequency970 MHz
Nominal operating frequency970 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply2.5 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate98 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Comparison between MDK and ADS
[table=98%][tr][td][table=98%][tr][td][table=98%][tr][td][table=90%][tr][td][table=95%][tr][td=3,1][font=宋体]1[/font][font=宋体]) ADS was phased out in 2000, and ARM stopped production in 2001. [/font] [...
ye0217 Embedded System
Implementation of AGC in Ultrasonic Gas Flow Meter Based on FPGA
Implementation of AGC in Ultrasonic Gas Flow Meter Based on FPGA...
雷北城 FPGA/CPLD
Summary of graduation design topics for electronics majors (more than 550 topics for you to choose from)
[color=#000000][size=10.5pt][size=10.5pt]labVIEW[/size][/size][font=宋体][size=10.5pt]Design and implementation of virtual filter[/size][/font][size=10.5pt][size=10.5pt] 3.[/size][/size][font=宋体][size=1...
tiankai001 MCU
After working normally for a year, can I take five days of annual leave according to the Labor Law?
After working normally for a year, can I take five days of annual leave according to the Labor Law?...
moqiemoqie Talking about work
Building Automation System Interoperability with KNX Software on Ultra-Low-Power MCUs
[align=left][color=#000]Automation systems are becoming more common and more important in buildings of varying sizes and complexity. Convenience, safety and energy efficiency are key drivers for smart...
maylove Microcontroller MCU
How to set Wince 5.0 so that the Folder Options-->Advanced Settings item is not selected
How to set the Folder Options-->Advanced Settings item in Wince 5.0 to be unchecked? It is checked by default. Where can I modify it to make it unchecked? What value is set to 0?...
wu1239 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2405  1907  2718  1144  807  49  39  55  24  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号