531SA225M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SA225M000DGR

531SA225M000DGR: DescriptionLVDS Output Clock Oscillator, 225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA225M000DGR Overview

LVDS Output Clock Oscillator, 225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA225M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	225 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Motor waterproof protection circuit

HT-2883/2885 series (8-tone) circuit

Simplified schematic diagram of delta conversion UPS

MAX712 application circuit (charging circuit)

AC contactor power-saving silent operation circuit (3)

845E computer motherboard circuit diagram_02

[My relationship with TI] + My relationship with Beaglebone: [align=center][font=宋体][size=6][b]【My connection with TI】+ Me and [/b][/size][size=6][b]Beaglebone[/b][/size][/font][/align][align=center][font=宋体][size=4] [color=#ff00ff]“Once you have seen the sea, ...; chenzhufly DSP and ARM Processors

[Scheme] Design scheme of a prison closed-circuit television monitoring system--5: 4, color camera VC-913D [img=184,104]http://co.163.com/neteaseivp/resource/paper/doc/20061111136949841451/image005.jpg [/img] Technical specifications: Image sensor: 1/3” SONY Super HAD CCD Effective ...; hspring86 Industrial Control Electronics

[TI DLP Creative Collection] Super Coder Display Device: For those who need to code and often read code, the monitor is never big enough and the screen is never high enough, so you need to scroll the mouse wheel until your hand cramps when reading code (don...; shinykongcn TI Technology Forum

Monitoring system terminal equipment - 8 examples of monitoring system usage questions and answers: Monitors are the terminal equipment of closed-circuit monitoring systems. In the process of engineering use (design, installation, and debugging), monitors often encounter various technical problems. ...; clj2004000 Industrial Control Electronics

Help! Convert Allegro PCB files to AD format: I would like to ask if there is any solution, my computer keeps giving an error when converting. Can anyone who has converted before help me? Leave your contact information, or add my WeChat: 19018851...; yuqiang.qiu PCB Design

Just found out that ST's old website is still usable, access it directly via IP: http://211.100.26.51/I just don't know if it will be updated...; 64331351 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components