530RA61M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RA61M0000DG

530RA61M0000DG: DescriptionLVPECL Output Clock Oscillator, 61MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RA61M0000DG Overview

LVPECL Output Clock Oscillator, 61MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA61M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	61 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

U-band 4 data signal wireless transmission circuit (PT2262)

Pulse LED power saving indicator light

800w dimmer circuit

The most practical basic diagram circuit 11 - transistor automatic power limiting control circuit

Pulse generating circuit

Computer motherboard circuit diagram 815 5_06

Compiling problem msp430f2418: Warning[408]: Only 16bit will be pushed to the stack. Use size specifier to avoid warning. C:\Documents and Settings\Administrator\Desktop\UCOS_II\Port\Os_cpu_a.s43 216 When editing UCOS_II with 430F2...; flywith Embedded System

Overview of ARM Embedded System Development: A Beginner's Guide for ARM Development Engineers: ARM Development Engineer's Beginner's Guide...; yuandayuan6999 MCU

How to compile cmem.ko: I am using DVRRDK_03.50.00.05. How do I compile cmem.ko in this version? I modified MVTOOL_PREFIX in cmem's Rules.make, and then made it in the same directory, but cmem.ko was not generated. How do I ...; fly123 DSP and ARM Processors

Renesas Development Kit Simple Application - Infrared Communication Test Module: [font=宋体][color=black]The original plan was to use R7F0C80212+wireless to make a wireless module, but because I was busy with other things later, I could only make a simple one for now, which happened...; ksilence Renesas Electronics MCUs

Why can't I read the pin status?: I use the 4+3-bit DIP switch to let the user set two data at will, and the program reads the two data and then processes them accordingly. I group the 0~3 bits of the PC port and the 4~6 bits as a gro...; hujj GD32 MCU

I'm a novice making an ARM board. Please give me some advice and give me some criticism.: [align=left][backcolor=rgb(238, 238, 238)][font=Verdana, Helvetica, Arial, sans-serif][size=12px]I just learned arm and want to make an arm-STM32 board myself. I have referred to many other masters' V...; 笑溜溜 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components