EEWORLDEEWORLDEEWORLD

Part Number

Search

531WC1364M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1364MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WC1364M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1364MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC1364M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1364 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Where is the msp430 data stored?
I am using 430f122, and the RAM is only 256B. Now I need to save the collected data. Should it be stored in the RAM or somewhere else? The RAM seems to be unable to store many numbers....
tanzhiying Microcontroller MCU
Touch screen usable range
The touch screen hardware has been connected, but the touch range is not the entire LCD screen. Is there any way to solve this problem?...
999626 Embedded System
Have you noticed these operational amplifier knowledge?
[i=s]This post was last edited by dontium on 2015-1-23 11:24[/i][color=#000000][font=Arial,]Operational amplifier[/font][font=Arial, Microsoft YaHei, Microsoft YaHei, SimSun, 宋体, sans-serif][size=15px...
qwqwqw2088 Analogue and Mixed Signal
[AT-START-F425 Review] + Using the serial port receive interrupt and idle interrupt to realize variable length data reception
[i=s]This post was last edited by freeelectron on 2022-4-13 19:35[/i]0. Implementation ideas This article uses the serial port receive interrupt and idle interrupt to realize the serial port variable ...
freeelectron Domestic Chip Exchange
EEWORLD University ---- HVI Series: Designing Reliable High-Density Power Solutions with GaN
HVI Series: Designing Reliable High-Density Power Solutions with GaN : https://training.eeworld.com.cn/course/5077...
hi5 Power technology
STM32F7 is coming, high-energy board pictures, who can compete with it? !
[font=微软雅黑][size=4]Today is a good day, suitable for showing off your boards, posting, writing creative works, and participating in the STM32 F7 competition[/size][/font]{:1_123:} [font=微软雅黑][size=4]S...
nmg stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1215  2282  9  354  481  25  46  1  8  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号