530HC348M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HC348M000DGR

530HC348M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 348MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HC348M000DGR Overview

CMOS/TTL Output Clock Oscillator, 348MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HC348M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	348 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Motor inching control circuit

Ring fluorescent lamp wiring a

Negative reference voltage circuit diagram 2

Spot welding machine control circuit using integrated circuit CD4541

Sanle brand WP-650D computerized microwave oven circuit diagram

The working principle of 555 astable multivibrator mode

Looking for codewarrior for 56000 V8.3 tutorial: Hello everyone, is there any tutorial for CodeWarrior for 56000 V8.3? If so, please send it to me so I can learn from it....; 华山论剑1 NXP MCU

Recommended books on embedded development (XXI) --- Microprocessor system architecture and embedded system design: [align=center][font=宋体][size=5][b]Microprocessor System Structure and Embedded System Design[/b][/size][/font][/align] [align=center][size=4] [/size][/align] [size=4] [/size] [size=4]With the rapid de...; tiankai001 Download Centre

AD2S1200, a resolver with 2 pairs of poles, but each pair of poles has 4 groups of 0-4096 outputs.: AD2S1200, a resolver with 2 pairs of poles, but each pair of poles has 4 groups of 0-4096 outputs....; adqin Analog electronics

【ST Motor Evaluation】3. Evaluation Task 1: [i=s]This post was last edited by my student number on 2018-7-3 08:12[/i] When I started the evaluation task, I found that there was no specific document that mentioned how to use the API in MCSDK ste...; 我的学号 stm32/stm8

I don't understand the receive interrupt program of AVR USART0? Please help me! ! !: The program I want to write uses the serial debugging assistant to communicate and send data starting with *S, for example: *S123. The microcontroller returns step: 123. If it does not start with *S, ...; gbuser Microchip MCU

In one simple step, enhance the wifi reception signal and locate the focus: 最近台式电脑使用wifi上网，网速很不稳定，于是自己动手改造一下天线，增强接收信号，方法很简单，在原来的天线末端，焊上一条天线上去，我比较懒，直接那一段锡焊了上去，长度与原来电路板上的天线差不多就行，因为天线的长度为接收信号波长的整数倍最佳，实际随便测试下哪个信号强点即可，最主要的是调整焊上去的天线的位置，以使天线对在wifi信号的焦点上只需随便调整图中白色焊锡的位置即可，有一次给我信号强度给我调...; mvpdz RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components