EEWORLDEEWORLDEEWORLD

Part Number

Search

531EA389M000DG

Description
LVPECL Output Clock Oscillator, 389MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531EA389M000DG Overview

LVPECL Output Clock Oscillator, 389MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA389M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency389 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Is it necessary to enable global interrupt EINT in the DSP interrupt service subroutine?
I am a novice in DSP2812, and now I have a question for you experts. Regarding the interrupt service subroutine, in the interrupt service subroutine, the interrupt flag needs to be cleared and the int...
踩不死的小强 Microcontroller MCU
NAND driver migration issues
I transplanted the NAND driver of two different CE5.0 BSPs of ATMEL9261 (transplanted the NAND driver of the second BSP to the first BSP, but both are 9261 CE5.0 BSP). After transplantation, the progr...
yuqinfeng Embedded System
Urgent question: AD conversion problem of S3C2440
I just started learning embedded systems. Now I need to use the ADC of the 2440 board to collect sensor data. Since the 2440 does not have an AD conversion driver, I need to write a driver. I wonder i...
amos Embedded System
6410 SD card reading problem, high score help
I'm working on an SD card upgrade recently. All CMD0, CMD55, ACMD41, CMD2, CMD3, CMD7, CMD55, and ACMD6 can pass and enter the corresponding state. The corresponding response and state are correct acc...
hsdzcf Embedded System
Generators: Pulse, Pattern and Arbitrary Waveform (AWG)
Design ConsiderationsBelow you can find TI's arbitrary waveform generator integrated circuits and reference designs (complete with schematics, test data, and design files): Highlights design constrain...
qwqwqw2088 Analogue and Mixed Signal
Problem of enabling interrupts for both clocks A and B at the same time
I want to use clock A for AD sampling and clock B for spwm. However, the interrupt priority of clock B is higher than that of A, and the spwm cycle is much shorter than that of AD....
sing146 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1413  1951  1735  2211  811  29  40  35  45  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号