EEWORLDEEWORLDEEWORLD

Part Number

Search

531AA759M000DG

Description
LVPECL Output Clock Oscillator, 759MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AA759M000DG Overview

LVPECL Output Clock Oscillator, 759MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA759M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency759 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Try out a Real6410
Real6410 development board, with WIFI, camera, 400 free shipping...
long33 Buy&Sell
How is the differential signal transmitted in the electronic system? For example, how are many differential signals transmitted in the PC motherboard?
How is the differential signal transmitted in the electronic system? For example, how are many differential signals transmitted in the PC motherboard?...
xiaoyuanhb09 Embedded System
MSP-EXP430FR5739 Experimental Board Kit Group Purchase
Thanks again to EEWORLD for providing us with such a great value group purchase!At the same time, I also look forward to the experts sharing their experiences.I mainly want to know how to implement ba...
nqyijian Microcontroller MCU
Dsp Builder initial design
[font=Verdana, Helvetica, Arial, sans-serif]In the process of doing the preliminary design of DSP Builder, I used Simulink in Matlab to generate VHDL code, and then used Modelsim to simulate the desig...
小羊咩咩 FPGA/CPLD
Miller effect
[i=s] This post was last edited by dontium on 2015-1-23 12:45 [/i] [align=left][color=#000000]Miller effect[/color][/align][align=left][color=#000000]([font=Times New Roman]1[/font]) Basic concept: [/...
dontium Analogue and Mixed Signal
Urgent!!! I used a ListCtrl with an ImageList in a dialog box, but if the program window is hidden first and then shown again, the Image in the list control is not displayed
As the title says, after the above operation, the place where the image should be displayed (at the far left of each row) becomes white. The code is as follows: All bmp pictures are 256 colors m_Bitma...
greenpea101 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1235  2867  193  938  2054  25  58  4  19  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号