530MB724M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB724M000DG

530MB724M000DG: DescriptionLVPECL Output Clock Oscillator, 724MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB724M000DG Overview

LVPECL Output Clock Oscillator, 724MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB724M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	724 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Clock switching circuit and its precautions

Zero-crossing trigger circuit design based on thyristor

TA7270P power amplifier circuit diagram

Leakage alarm voltage regulator circuit

555 belt conveyor comprehensive protector circuit

555 automatic illumination control system circuit

Phase-shifted full-bridge UCC3895+IR2110: Has anyone made a phase-shifted full bridge, ucc3895+ir2110 driver? I am debugging it recently. I also have a complete design idea for IR2110. I hope the experts can give me some advice....; xiaopeijiayouqq TI Technology Forum

From blue light to green magic: [align=left][color=#000]My colleague Tomomasa Emoto and I rode the Shinkansen at 300 km/h through the Japanese countryside and finally arrived at Nagoya Station. Nagoya is famous for its Shinto temple...; maylove Analogue and Mixed Signal

Switching Power Supply Interest Group's 10th Task: Question 09　　1. In the waveform of Figure (02) in this article, that is, Figure 4.1 (d) of the “Switching Power Supply Design 3rd Edition”, the areas of parts A1 and A2 are equal. What does the equal ...; maychang Switching Power Supply Study Group

Principle and Application of AD698 LVDT Signal Conditioning Circuit: Abstract: This paper introduces the AD698 linear displacement differential transformer (LVDT) dedicated signal conditioning circuit . The application of AD698 can simplify the circuit design . The wor...; feifei Test/Measurement

Please help me analyze this circuit: Please help me analyze the principle of this circuit....; xiefei Power technology

When using the SPI of the XMEGA C series microcontroller, IF is always not set: Hello everyone, when I use the SPI of XMEGA C series microcontroller, the IF in the STATUS register is not set (SPI works in master mode), and the serial transmission is not completed, which causes th...; kiravsl Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components