531BB704M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531BB704M000DGR

531BB704M000DGR: DescriptionLVDS Output Clock Oscillator, 704MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB704M000DGR Overview

LVDS Output Clock Oscillator, 704MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB704M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	704 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wiring b when leakage protector supplies power to unbalanced load in TT system

temperature controller circuit

Manual Y-step-down starting control

Find the circuit of the ratio of 2 unknown numbers

Infrared remote control with audio decoder

Water dispenser circuit diagram 02

Use of TI DSP Integrated Development Environment CCS: CCS is an integrated development environment launched by TI for developing DSP chips. It uses a Windows-style interface and integrates editing, compiling, linking, software simulation, hardware debugg...; Jacktang Microcontroller MCU

EEWORLD University Hall----Disassembling an iPhone in 11 seconds, Liam robot becomes the biggest surprise of Apple conference: Disassembling an iPhone in 11 seconds, Liam robot becomes the biggest surprise at Apple's press conference : https://training.eeworld.com.cn/course/3581At the Apple conference a few days ago, in addit...; 抛砖引玉 Robotics Development

Stock market trends, bull and bear markets: [[i] 本帖最后由 lopopo 于 2009-12-8 21:41 编辑 [/i]]...; lopopo Talking

Several issues that cannot be ignored in if statements! --Teacher Li Jiakai from Wuhan Huaqian: [b]Author: Li Jiakai, Wuhan Huaqian Embedded Training Center[/b] In view of the various problems that students often encounter in programming due to ignoring if judgment statements during the teaching...; 武汉linux Embedded System

DC Transformer Simulation Problem: Dear seniors, please help me urgently: How to use Mutisim10 to model and simulate a DC transformer? It is known that the input DC current is 20MA and the output is 5V. Please see the attachment for th...; rose1974 Analog electronics

Learn MSP430F5529 programming routine 1: Use the multi-channel timing of Timer_A comparison mode to make the LED flash.MSP430 has two types of timers: Timer_A (3)Timer_B (1).Each timer is equipped with different capture compare registers: Ti...; Aguilera Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components