530SB776M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SB776M000DGR

530SB776M000DGR: DescriptionLVDS Output Clock Oscillator, 776MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB776M000DGR Overview

LVDS Output Clock Oscillator, 776MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB776M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	776 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

JB35 module external circuit diagram

Input protection circuit diagram b

Practical circuit diagram of single-ended flyback switching power supply using UC3842

Isolation amplifier circuit diagram

DC fluorescent order circuit

1～30V﹑5A regulated power supply circuit

About Test Engineer: Next week, I will have a written test for a test engineer, which is related to embedded systems, but I have never been exposed to it and don’t understand it, haha, so I would like to ask you guys what...; zhtwn Embedded System

How to determine DCM and CCM of flyback drive: How to determine DCM and CCM of flyback drive The power supplies being debugged are all flyback power supplies. During the debugging process, how to determine the DCM and CCM of the flyback drive? Can...; czf0408 LED Zone

I need help with the network commands between EAGLE schematic pages!: [i=s] This post was last edited by flea68 on 2016-8-8 22:49 [/i] What command can be used to find the pins (nets) with the same network name between EAGLE schematic pages? Please help me...; flea68 PCB Design

08. Anlu SparkRoad Domestic FPGA Evaluation [Learning] VGA Display: [i=s]This post was last edited by 1nnocent on 2022-7-30 09:19[/i]This routine is mainly divided into three modules, which are used to realize the VGA drive display function. The top module instantiate...; 1nnocent Domestic Chip Exchange

Question: How to set the resolution of OV7670 camera?: The manual has registers such as HSTART, HSTOP, VSTART, VSTOP, etc.Some netizens said: VGA mode is the end minus the startQVGA mode is end/2 minus start/20X12 address sets QVGA or VGA mode!!!There is ...; xwluo2011 Embedded System

【Texas Instruments Data Download】Lighting and Display Power Supply Selection Guide: ...; Hellowii Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components