530BC795M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530BC795M000DG

530BC795M000DG: DescriptionLVDS Output Clock Oscillator, 795MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BC795M000DG Overview

LVDS Output Clock Oscillator, 795MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BC795M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	795 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Low-cost high-precision instrument amplification circuit diagram

3 to 5W power amplifier circuit

AAST-4 color display power supply circuit diagram

Modify wireless audio and video system circuit with AM stereo channel changer

136.5Hz single tone circuit

OTL circuit with input transformer

EEWORLD University Hall----Power supply solution for fault indicator acquisition unit: Power supply solution for fault indicator acquisition unit : https://training.eeworld.com.cn/course/4438...; hi5 Power technology

3. C language basics, naming rules and good habits.doc: 3. C language basics, naming rules and good habits 1. C language basics Only a few difficult to understand ones are selected for explanation here: 1. struct: Declare structure variables, which is to c...; muter999 stm32/stm8

STM32 Nucleo DIY Oscilloscope: STM32 Nucleo DIY oscilloscope, what do you think of this proposal? :)...; kejoy stm32/stm8

[Atria AT32WB415 series Bluetooth BLE 5.0 MCU] Transplant MCU to control Bluetooth, Bluetooth firmware burning: [i=s]This post was last edited by KING_阿飞 on 2022-8-2 15:40[/i][Atria AT32WB415 series Bluetooth BLE 5.0 MCU] Transplant MCU to control Bluetooth, Bluetooth firmware burning I am honored to have the o...; KING_阿飞 RF/Wirelessly

Let's analyze the timing of ADS1118: ADS1118 is a 16-bit ADC and can use SPI. But what if we use IO to simulate the timing? DIN is sent from the microcontroller to the chip twice. CONFIG configuration data is read by the microcontroller ...; 清风萧瑟无眠 Microcontroller MCU

DAC1220 zero point potential problem: [table=98%,rgb(238, 238, 238)] [tr][td]When using DAC1220, there is always a voltage of about 1mV at the zero potential. I would like to ask if there is any way to make the zero potential of DAC1220 h...; she_xiang Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components