EEWORLDEEWORLDEEWORLD

Part Number

Search

530EA809M000BGR

Description
LVPECL Output Clock Oscillator, 809MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EA809M000BGR Overview

LVPECL Output Clock Oscillator, 809MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA809M000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency809 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 58 UCOSII Experiment 1-Any...
Chapter 58 UCOSII Experiment 1 - Task Scheduling All of our previous routines are bare metal programs. Starting from this chapter, we will introduce the use of UCOSII (real-time multitasking operating...
正点原子 stm32/stm8
EEWORLD University Hall ---- Digital VLSI Design Tsinghua University Li Xiangyu
Digital VLSI Design Tsinghua University Li Xiangyu : https://training.eeworld.com.cn/course/5445"Digital Large Scale Integrated Circuits" is a basic course for postgraduate students majoring in microe...
Lemontree Analog electronics
I would like to ask you three questions about turning off and disabling interrupts (thank you all in advance)
I am a beginner in embedded systems and I read a book that said, "There are 1) ways to protect shared data: 2) disable interrupts 3) use semaphores 4) disable task switching" (1) Does disabling interr...
ubeczigbee Embedded System
【Signal Processing】Design of IRIG-B (DC) code encoding and decoding using FPGA
Design of IRIG-B (DC) code encoding and decoding based on FPGA[[i]This post was last edited by hangsky on 2012-1-27 13:51[/i]]...
hangsky FPGA/CPLD
e-Network 618 mid-year promotion, new customers can save 10% on their first order, and free shipping for orders over 200!
e-Network 618 mid-year sale is here!New customers save 10% on first order, free shipping on orders over 200!Click here to register now and enjoy 10% off!Why register?Free technical support Complete mu...
eric_wang Integrated technical exchanges
On the 15th day of the first lunar month, let's celebrate the Lantern Festival.
"The first month of the lunar year is the New Year, and the first day of the lunar year is the first day..." Hahaha, that's right, every day of the first month of the lunar year is the New Year, what ...
suoma Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1285  1144  811  2897  2064  26  24  17  59  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号