530WA802M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530WA802M000DG

530WA802M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 802MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WA802M000DG Overview

CMOS/TTL Output Clock Oscillator, 802MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA802M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	802 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

75kW asynchronous motor synchronized operation trigger circuit

Low frequency modulator circuit diagram

MC3362 receiving circuit

Numerically controlled resistor network

888 Audio alarm circuit for safes and refrigerators that open for too long

DT910 type 3 3/4 digit automatic range digital multimeter circuit

The problem of repeated declaration of global variables in embedded C programming: [size=4][color=#000000][backcolor=white] When writing programs in C language, we often encounter such a situation: we want to define a global variable in the header file, and then include it in two di...; Jacktang DSP and ARM Processors

3G license issuance timetable is not determined, Ministry of Information Industry has little say: Recently, during the Boao Forum for Asia in Hainan, Lou Qinjian, Vice Minister of the Ministry of Information Industry, gave a clear answer to the question of "when will 3G licenses be issued" and sai...; JasonYoo RF/Wirelessly

Harmony File for Altium Designer 16.0.5 Build 271 (Activation Method): [font=宋体][size=5][color=#ff0000][b][url=http://www.ndiy.cn/thread-40322-1-1.html]Harmony files for Altium Designer 16.0.5 Build 271[/url], can be activated with previous licenses. [/b][/color][/size][...; 浩瀚星空 PCB Design

Urgently recruit Windows CE/Mobile driver development (Nanjing 5000-9000): Work location: Nanjing Salary: 5K-9K Windows CE/Mobile driver development: Requirements: 1. Proficient in C/C++, understand object-oriented thinking, and have good programming habits; 2. Have Windows ...; geniusxsy Embedded System

【Experience + Innovation】Welcome to the 2016 Texas Instruments Industrial Applications Seminar: [font=ARIAL][size=1]If you are still having problems viewing this message, please [/size][/font][url=https://www.eeworld.com.cn/ads/clickads.php? id=6879]click here[/url][font=ARIAL][size=1] for addit...; EEWORLD社区 TI Technology Forum

Infrared remote control six-legged crawler: [i=s]This post was last edited by paulhyde on 2014-9-15 09:10[/i]I have been on the forum for a long time and have posted a lot of things. It's time to show my appreciation!...; tmstd Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components