531FA1066M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FA1066M00DGR

531FA1066M00DGR: DescriptionLVDS Output Clock Oscillator, 1066MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA1066M00DGR Overview

LVDS Output Clock Oscillator, 1066MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA1066M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1066 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The ever-changing sound and light analog controller circuit 03

LAS16U, LAS19U typical application circuit diagram

Stereo balance tester circuit diagram

Step Up/Step Down Current Source Battery Charger

555 motor forward and reverse rotation controller circuit

Astable circuit with step-by-step pulse width adjustment

I want to share the circuit board of an expensive instrument to see if anyone can identify it.: This is the circuit of this instrument which seems to be from the 1990s. I don't have the upgraded version of the circuit that is currently in use (it cannot be disassembled because it is in use). The...; misaiya2008 DIY/Open Source Hardware

Earth Rotation: How to realize the rotation of the earth on wince platform? I hope the heroes can give me some advice!...; evenles Embedded System

Does anyone have the CD data for S3C44B0? Thanks, I need the complete set.: Please send me an email:whq197979285@21cn.com...; JOE510 Embedded System

Help! Implementing a simple vending machine in VHDL: When I was using VHDL to implement a simple vending machine simulation, I found that the signal MONEY was unknown. I just learned VHDL and didn't know a lot of things. I spent a lot of time and finall...; qpzmtank FPGA/CPLD

Correct and good design method of DSP2812 serial port baud rate: 1. Macro definition // The following definitions are from winbase.h in Windows and modified #define CBR_110 11E1 #define CBR_300 3E2 #define CBR_600 6E2 #define CBR_1200 12E2 #define CBR_2400 24E2 #de...; Aguilera DSP and ARM Processors

Problems with ExFAT on WinCE6.0, experts who have worked with this can come in and take a look!: I am currently learning about ExFAT under 6.0. Since I don’t have a board yet, I just searched online for information. I have a few questions now. Could you please give some advice? 1. To enable ExFAT...; gaoyuan78 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components