530AA972M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA972M000DG

530AA972M000DG: DescriptionLVPECL Output Clock Oscillator, 972MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA972M000DG Overview

LVPECL Output Clock Oscillator, 972MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA972M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	972 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

DC power supply circuit of Lily DCL-1 induction cooker

Square wave clock circuit diagram

Simple nickel-cadmium battery charger circuit

Microwave induction module circuit diagram

Low Cost Voltage Doubler circuit

Low frequency integrated power amplifier circuit using TDA 1037

Problems with vxworks source code and tornado's target directory: I just started using vxworks and am now learning about END drivers. I saw a file called templateEnd.c in the src file under the target directory of tornado. I don't quite understand the relationship b...; eva594200 Real-time operating system RTOS

Is the microcontroller broken?: 449 working voltage 3.6v, after downloading the program, it is observed thatthe instruction OFIFG=1 is always:do{IFG1&=~OFIFG;for(i=0xff;i>0;i--);}while((IFG1&OFIFG)!=0);when OFIFG=1, it can continue ...; qqwweerr Microcontroller MCU

How to highlight two networks (i.e. nets) at the same time in AD09?: There are two networks in the PCB that are very close, so there may be a problem. There are a lot of wirings, and I want to highlight them at the same time. Is there any way to do this?...; lzlnll PCB Design

QuartusII Programmable Pre-Emphasis Settings: Programmable Pre-Emphasis Setting Chip: ep3c5 I want to turn off the Programmable Pre-Emphasis on the LVDS interface, but I can't find this option under assignment editor-logic option-io feature. Can ...; eeleader-mcu FPGA/CPLD

Help with a single chip microcomputer protel software drawing: I need help from someone who is proficient in protel and has some knowledge of microcontrollers!! You can add my QQ 920400613. I will be very grateful if you can help me! Please tell me if you have an...; 一缕清风 51mcu

Shanghai Liou Stage Engineering Co., Ltd. is now recruiting LED technicians!: Shanghai Liou Stage Engineering Co., Ltd. is now recruiting several LED technicians. The specific requirements are as follows: 1. Responsible for the implementation of the company's project technical ...; ledjobs LED Zone

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components