EEWORLDEEWORLDEEWORLD

Part Number

Search

531RA829M000DGR

Description
LVPECL Output Clock Oscillator, 829MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RA829M000DGR Overview

LVPECL Output Clock Oscillator, 829MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA829M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency829 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Some issues in using modelsim to simulate and test schematic files in quartus ii
Hello everyone, I hope all the FPGA experts can help me solve a problem. When using modelsim to simulate the schematic file in quartus ii, you need to convert the schematic file into a .v file first, ...
xuhongming FPGA/CPLD
The problem with chipscope core
I recently encountered this problem when doing an experiment. In an ISE project, if I use the xco file of the chipscope core for comprehensive implementation, there will be no problem. If I use the v ...
eeleader FPGA/CPLD
stc11f02 programming problem? ?
My stc11f02 can only be programmed once.I have changed 3 chips and it is the same all the time. When I programmed it for the second time, the serial port indicator light did not flash. I don't know wh...
wyflzw stm32/stm8
2812 AD Solution
I used one channel to sample 1.5V DC multiple times, and the maximum and minimum values of the AD code I obtained differed by more than 20. This doesn't seem to be a problem of calibration and gain. I...
zhide99 Microcontroller MCU
PCB Layout Summary
PCB Layout Summary!!! [table] [tr][td][/td][td][color=#ed1c24][size=24px]b[font=SinaEditor_Temp_FontName]y---Bo Li PCB Training [/font][/size][/color][/td][/tr] [/table][table] [tr][td=1,2] [/td][td] ...
boli505 PCB Design
TTL integrated NAND gate circuit
After VT2 is turned on, the emitter is at a high level, and the collector of VT2 is at a low level. I don't quite understand here. VT2 is turned on, so isn't the collector of VT2 equivalent to a short...
zjjone1023 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1986  99  949  2891  2314  40  2  20  59  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号