EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB932M000BGR

Description
LVPECL Output Clock Oscillator, 932MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AB932M000BGR Overview

LVPECL Output Clock Oscillator, 932MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB932M000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency932 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
WiFi gets IP address problem!
How can I get the IP address of the WIFI network of the machine using EVC compilation under WINCE? Why is it that we get the IP address of DM9000 instead of the IP address of the WIFI network card whe...
calvin83 Embedded System
Modern toolbox in KiCad Pcbnew
In the Kicad software PCB interface menu preferences, there are traditional tool boxes and modern tool boxes. What are the benefits of using a modern toolbox?1. Routing, packaging, and graphics displa...
qwqwqw2088 PCB Design
Is anyone planning to sell a kindle?
I want to buy a kindle recently. Has anyone used one or are you planning to buy one?...
1021352522 Creative Market
Wire color selection
Wire color selectionArticle 3.1.9 of GB50258-96 " Construction and Acceptance Specifications for 1KV and Below Wiring Projects for Electrical Installation Engineering " stipulates: When multi-phase co...
fighting Analog electronics
The 4th Motorola Cup Embedded Processor MCU/DSP Design Application Grand Prix Outstanding Design Proposals and Papers
[i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i] [size=3][color=blue]The 4th Motorola Cup Embedded Processor MCU/DSP Design Application Grand Prix Outstanding Design Projects and Pape...
open82977352 Electronics Design Contest
3W Principles of PCB Design
[align=left][color=rgb(66, 66, 66)][font=PingFangSC-Regular, "][size=18px]In order to reduce crosstalk between lines in PCB design, the line spacing should be large enough. When the line center spacin...
btty038 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 40  1054  1828  642  2490  1  22  37  13  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号