531MA455M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MA455M000DG

531MA455M000DG: DescriptionLVPECL Output Clock Oscillator, 455MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA455M000DG Overview

LVPECL Output Clock Oscillator, 455MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA455M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	455 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Control ladder diagram of liquid mixing device

Discharge type post memory circuit

Phoenix BCD-190, BCD-195 refrigerator circuit

Simple CMOS discontinuous audio oscillator circuit

LH1056 type high voltage solid relay optocoupler circuit

uPC1280V power amplifier circuit

MCU Application Programming Skills (FAQ) 8: 40. What is the concept of Delta-Sigma software measurement? Answer: The Delta-Sigma principle is generally used in ADC applications. Specifically, the working principle of Delta-Sigma ADC is that a m...; songbo MCU

Problems with generating LINUX device tree DTS files: Some files are needed when generating the device tree, but there are no hps_clock_info.xml and hps_common_board_info.xml files in my new project. I would like to ask if there are any friends who have ...; chunlei9924 FPGA/CPLD

430 I/O interruption question: #includeint main(void) {WDTCTL = WDTPW | WDTHOLD;// Stop watchdog timerP1DIR |= BIT0;// Set P1.0 to output directionP1OUT = ~BIT0;P1REN |= BIT4;// Enable P1.4 internal resistanceP1OUT |= BIT4;// Set P...; zhanghuaihe01 Microcontroller MCU

Please tell me why I don't need to debounce this program?: GPIO_setLow(myGpio,GPIO_Number_19);GPIO_setHigh(myGpio,GPIO_Number_18);GPIO_setHigh(myGpio,GPIO_Number_17);GPIO_setHigh(myGpio,GPIO_Number_16);key0=GPIO_getData(myGpio,GPIO_Number_29);key1=GPIO_getDat...; huangyiqian1000 DSP and ARM Processors

Problems in the program: if(i_st & D12_INT_BUSRESET) { bus_reset(); bEPPflags.bits.bus_reset = 1; i_st &= ~D12_INT_BUSRESET; } I don't know if this snippet is enough. I'm looking at USB programs recently, and I don't quite un...; niuaniuya Embedded System

An nmake compilation error, what is going on? Thank you.: ***** COMPILING source\pp_main.c MS-DOS C51 COMPILER V4.10 - Serial Number 83205779 Copyright (c) Franklin Software, Inc. 1991 - 1993 *** ERROR 318 IN LINE 0: can't open file 'SOURCE\PP_MAIN.C' C51 CO...; shouyuxu Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components