EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB754M000DGR

Description
LVPECL Output Clock Oscillator, 754MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AB754M000DGR Overview

LVPECL Output Clock Oscillator, 754MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB754M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency754 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LPC1500 experience + mbed_rtos(1)
[i=s]This post was last edited by ddllxxrr on 2014-9-8 16:12[/i] The benefits of using an operating system, I will summarize now: all threads are executed at the same time. For example, in a single-ch...
ddllxxrr NXP MCU
"51 Single Chip Microcomputer Application from Scratch"
[font=宋体][size=3][color=#000000]《51 Single-Chip Microcomputer Application from Scratch》[/color] [color=#000000] It is very necessary to learn assembly language when learning 51 single-chip microcomput...
froglucky Download Centre
MCU Books Sale
http://list.taobao.com/browse/0/n-49fdf9c8acf96f2143af9ddf065e483a---------------40--commend-0-all-0.htm 6 Sigma Management Methods 8.00 Yuan A Complete Collection of Life Advice - Classics of Success...
19041009 Embedded System
[National Technology Low Power Series N32L43x Evaluation] 4. SPI-FLASH driver + fatfs file system transplantation + USB driver module...
[i=s]This post was last edited by emmnn on 2022-7-26 17:02[/i] [TOCM] # Preface It has been two weeks since the last post. Today I will mainly share the driver of W25Q128 SPI-FLASH and how to realize ...
emmnn Domestic Chip Exchange
PPP protocol advice
I am currently developing a system for sending MMS via a GPRS modem. I encountered some problems with PPP LCP verification and would like to ask for your advice. PPP messages are as follows: the first...
solarissolaris Embedded System
Maximum acquisition time of F2812 built-in AD
I want to use all 16 AD channels in F2812 in an application. I plan to set it to synchronous mode and sample 2 channels at a time. If I set the sampling time, sampling window and other time quantities...
wangBW Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1009  571  2559  1951  29  21  12  52  40  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号