EEWORLDEEWORLDEEWORLD

Part Number

Search

554BD000159BGR

Description
LVDS Output Clock Oscillator, 148.5MHz Nom, ROHS COMPLIANT, SMD, 8 PIN
CategoryPassive components    oscillator   
File Size3MB,115 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

554BD000159BGR Overview

LVDS Output Clock Oscillator, 148.5MHz Nom, ROHS COMPLIANT, SMD, 8 PIN

554BD000159BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresIT CAN ALSO OPERATE AT 148.35165 MHZ, 74.250000 MHZ AND 74.175824 MHZ
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
JESD-609 codee4
Manufacturer's serial number554
Installation featuresSURFACE MOUNT
Nominal operating frequency148.5 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si554
Q
U A D
F
R E Q U E N C Y
VCXO (10 MH
Z T O
1.4 GH
Z
)
Features
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Ordering Information:
See page 7.
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
FS[1]
7
V
C
1
2
3
8
FS[0]
6
5
4
V
DD
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
FS1
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
FS0
ADC
V
c
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si554
Why does this problem occur when writing files under the FatFs file system?
After I transplanted FatFs to LPC1114, I wrote content to a file: for example, I wrote 512 letters of the alphabet d to the "ration.txt" file in the SD card. As a result, the following phenomenon appe...
richgood NXP MCU
Help! I don't understand some parts of the circuit diagram!
This seems to be a power supply with positive and negative 5V output. I want to make it, but I have some problems:) Is FIL1 a transformer? (I also know this is a very 213 question...), the parameters ...
QQQ321 Power technology
May I ask what is the definition of the quantization function that quantizes a chaotic sequence into a binary sequence? Please explain it in detail and as clearly as possible. Thank you experts!!!
May I ask what is the definition of the quantization function that quantizes a chaotic sequence into a binary sequence? Please explain it in detail and as clearly as possible. Thank you experts!!!...
sdx_none Embedded System
【2.6TFT】430 MCU driver 1
[i=s] This post was last edited by Sur on 2013-12-31 11:36 [/i] Character, Chinese character, line drawing display experiment...
Sur Microcontroller MCU
I don't know if the so-called expert who came up with question D was beaten up by a brick
[i=s] This post was last edited by paulhyde on 2014-9-15 03:58 [/i] 3.6V, not to mention 100ma, not to mention 15M, is it obvious that they are trying to compete with the school teachers?...
longhaozheng Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2710  1711  1503  1753  1596  55  35  31  36  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号