531SC12M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531SC12M0000DG

531SC12M0000DG: DescriptionLVDS Output Clock Oscillator, 12MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC12M0000DG Overview

LVDS Output Clock Oscillator, 12MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC12M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	12 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

STK4162 II power amplifier circuit diagram

Switching regulator composed of TL431

Automatic control circuit of water supply system_2

C618K-1 type ordinary lathe electrical distribution board external electrical wiring line

Bicycle turn signal light

Finger touch sensor switch circuit diagram

DDS Design Based on FPGA: [i=s] This post was last edited by haoshuai on 2018-8-22 18:05 [/i] [align=left][font=宋体] I am learning FPGA-based DDS design recently. I would like to take this opportunity to record the learning pro...; haoshuai FPGA/CPLD

(solved)msp430 Application UART driver cannot be installed: My system is Windows 7 64bit. Ghost installs the msp430 Application UART driver but cannot install it. It seems that the system installed by Ghost cannot install this driver. I downloaded IAR, which c...; cloverstd Microcontroller MCU

Ask a question about ADC: Is the reference voltage of the ADC of the LM3S chip the internal 3.3V ? I can't find any explanation in the manual! Now I find that the data I sampled has a large deviation from the actual value. The...; eeleader Microcontroller MCU

Novice question: Why does the stack need to be initialized?: Rookie question: Why should the stack be initialized to 0? What happens if it is not initialized?...; 问渠 stm32/stm8

Steps to create a register-based STM32 project in Keil5: [i=s]This post was last edited by CokezzZ on 2021-6-2 15:15[/i]Create a new project folder Create a folder named LED to store the project files, and then create two folders in it. The Listing folder i...; 可乐zzZ stm32/stm8

PSoC3/5 enters 32-bit market, Cypress expands its market presence: Those engineers who complained that PSoC1 was too simple can finally relax their frowns - Cypress recently held a product launch conference in Beijing, claiming it was the "most important one in the p...; gina Energy Infrastructure?

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components