531BA1010M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531BA1010M00DGR

531BA1010M00DGR: DescriptionLVDS Output Clock Oscillator, 1010MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BA1010M00DGR Overview

LVDS Output Clock Oscillator, 1010MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA1010M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1010 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Gentleman AM50 amplifier circuit

Golden rooster crowing circuit

Eight-level touch volume controller circuit diagram composed of 74L194

Thyristor pulse power supply circuits in other forms (3)

Field strength meter

0.6-1.5V/2-6A voltage stabilizing circuit

LM3 Development Notes_8. Serial Port Server of Telnet Protocol: It's almost the end of the year, and I'm very busy with the project. I haven't been here for a long time. Today I took some time to organize the Telnet protocol part of the serial port server I made u...; liongt Microcontroller MCU

Discussion on TI DSP application technology [Repost]: 1. Clock and power supply Q: What aspects should be paid special attention to in the power supply design and clock design of DSP? Is it better to use active or passive external crystal oscillator? A: ...; 呱呱 DSP and ARM Processors

2440CAM camera data transmission problem: I am using 2440CAM interface, the data format is 16bit RGB565, 8-bit data channel, what are the 8-bit data transmitted on a falling edge of PCLK? My understanding is: the 8-bit is R5+G3, and the next ...; whatseal Embedded System

Urgent recruitment of embedded software developers-Beijing: 不知道让不让发招聘信息，太着急了，发了再说。版主见谅呀。联系方式： Tony Chen 陈庚 Cell Phone: 13466559150 Phone: 010-62101278 Msn: r59208@hotmail.comEmbedded SW EngineerJob description? As an Embedded SW designer in our new HW team, yo...; wdwcymwjy Embedded System

GPRS wireless remote upgrade source code for sale: Development platform: wince Development environment: evc++ 4.0, sp4 socket server.net 2.0 (c#) Remote file distribution and program upgrade system based on gprs wireless network Interested parties ple...; 410598605 Embedded System

Reading notes on "Operational Amplifier Parameter Analysis and LTspice Application Simulation": Today I had time to read the first chapter of this book. The first chapter mainly talks about some basic knowledge, but also goes into some depth. I will now talk about my feelings based on the conten...; heningbo Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components