530WA769M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530WA769M000DGR

530WA769M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 769MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WA769M000DGR Overview

CMOS/TTL Output Clock Oscillator, 769MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA769M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	769 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fluorescent lamp electronic ballast circuit one

Four-way flashing light string circuit (3)

Variable step size 12-bit analog-to-analog converter circuit diagram

NMOS-CMOS interface circuit

Telephone converter circuit diagram

4.194304MHz reference clock circuit

What happens if two power sources with unequal potentials are connected in parallel?: :puzzle: Can two power supplies with different potentials be connected in parallel? What will happen if they are connected in parallel? Can any netizen give me a lesson?...; okhxyyo Power technology

Purgatory Legend-Two-choice Data Selector War: [align=left][font=宋体][size=12.0pt]Data selectors are particularly important in the design of digital circuits, including the logic implementation inside FPGA, which is all achieved through data select...; 梦翼师兄 FPGA/CPLD

Reading and writing in XXX_IOControl: I have a question that I don't understand. This is a SPI driver. The development board uses s3c6410 as the master, and the external device is the slave. After XXX_Open, this device needs to set some r...; wbatjd Embedded System

ADC12 Register Description: 1. ADC12CTL0 control register 0, each bit definition: bit15～12 bit11～8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 SHT1 SHT0 MSC 2.5V REFON ADC12 ON ADC12 TOVIE ADC12 TVIE ENC ADC12 SC ADC12SC——sampling/c...; fish001 Microcontroller MCU

Why does the USB protocol displayed in DNW not match the USB receiving and processing protocol in EBOOT?: Why does the USB protocol displayed in DNW not match the USB receiving and processing protocol in EBOOT? 1>The ABOUT menu in DNW shows 2. USB Tx format: addr(4)+size(4)+data(n)+cs(2) 2>The DownloadIma...; wenqiang Embedded System

How to determine whether wince supports MFC and COM components?: I want to check if my WinCE device supports MFC and COM components. How can I check it? And can I check the relevant version information?...; allanfy Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components