EEWORLDEEWORLDEEWORLD

Part Number

Search

531SC195M000DG

Description
LVDS Output Clock Oscillator, 195MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SC195M000DG Overview

LVDS Output Clock Oscillator, 195MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC195M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency195 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
For newcomers who want to learn electronic technology
attitude+practice+root+time (let's call it APRT) Learning method (for those newcomers who are learning electronic technology)!The meaning of attitude, root, practice, and time need not be explained, r...
qiaoqiqo MCU
CC2640 Bluetooth 4.1 development board, official compatible board, welcome to use
Development Board Introduction This development board is a smaller version of CC2650DK. The onboard chip is CC2640. It contains all the peripherals related to CC2650DK, including: 128x64 pixels LCD sc...
rf_smart Wireless Connectivity
Brothers, please recommend a film about automatic gain control circuit (AGC), thank you.
My company has designed a voltage zero-crossing detection circuit. It needs to detect the zero point from a voltage between a few millivolts and a few volts with a frequency less than 1khz. I have bee...
caesar.song Analog electronics
Help: How to connect an external hard drive to a Spartan-605 FPGA
How to connect an external hard disk to Spartan-605 FPGA? It seems that there is no interface for connecting a hard disk on the development board of sp605. Please help! ! !...
wking1986 FPGA/CPLD
A Problem of Address Line Interconnection between 16-bit 80186 Microprocessor and 8-bit NVRAM
The interconnection between the 16-bit 80186 and the 8-bit NVRAM can only be done by connecting the address line A1 to its A0. The CPU's own A0 is not connected to the NVRAM. Does anyone know why?...
xxqqxxqq2211523 Embedded System
I'm a new member, and I want to use soc for a robotic arm project. Can you guys give me some advice?
I want to imitate a robot of the size of ABB IRB120. The servo is simply configured as a stepper, with an encoder closed-loop control. Most of the components are domestically made with good cost perfo...
FrozenBunny FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2368  1517  1189  2467  799  48  31  24  50  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号