530NC693M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530NC693M000DG

530NC693M000DG: DescriptionLVDS Output Clock Oscillator, 693MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC693M000DG Overview

LVDS Output Clock Oscillator, 693MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC693M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	693 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

BX2-500 arc welding machine remote control circuit wiring

Mitsubishi brand MRE-2163W, 2163WN, MRE-2163G, 2163GN refrigerator circuit

Air humidity measurement circuit

High-precision photoelectric conversion amplifier circuit

RC clock circuit diagram

DT840D/CM3900A type 3 1/2 digital multimeter circuit

PIC series microcontroller 05E05PIC16-17 microcontroller principle and application.rar: PIC series microcontroller 05E05PIC16-17 microcontroller principle and application.rar...; zhengda06 Microchip MCU

Please help me look at the circuit of this transistor: This is a triode circuit. When the LOCK signal is input, the relay is closed through this triode. This circuit has been used before, and another board was made. However, when the lock signal is input,...; 小浅白白 Analog electronics

IAR STM32 Unloaded macro file: Debugging STM32F723 Using the official program: stm32cube_fw_f7_v160\STM32Cube_FW_F7_V1.7.0\Projects\STM32F723E-Discovery\Examples\BSP The following problems occur: 1. Warning is prompted during burni...; 568760310 ST Sensors & Low Power Wireless Technology Forum

ATmega16 program does not run properly after encryption: Hello everyone! I have a question. The program I wrote runs normally after being burned into FLASH, but after burning LB for encryption, the program does not run normally. I don't know why. Has anyone...; zyg101 Microchip MCU

12864 read and write: Scan orderFilling order:When the command is 0xa0, from left to rightWhen the command is 0xa1, from right to leftPage scan command:When the command is 0xc0, from bottom to topWhen the command is 0xc8, ...; mega1 FPGA/CPLD

"ADI Analog University" Basic Principles of Clocks and Timing: [color=#4b082][backcolor=rgb(255,250,205)][font=Helvetica, Arial, sans-serif][size=6]「ADI Analog University」Basic Principles of Clock and Timing[/size][/font][/backcolor][/color] [size=5][color=rgb(0,...; chen8710 ADI Reference Circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components