EEWORLDEEWORLDEEWORLD

Part Number

Search

531NA691M000DG

Description
LVDS Output Clock Oscillator, 691MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531NA691M000DG Overview

LVDS Output Clock Oscillator, 691MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA691M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency691 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Show me the beauty of my hometown~~~~~ There are prizes for collecting films
[Message]:) There is one more day for the National Day, and three more days for the Mid-Autumn Festival... At this time, brothers and sisters in the forum, no matter whether you can go home for reunio...
小志 Talking
IGBT detection method
IGBT has three electrodes, namely, gate G (also called control electrode or gate), collector C (also called drain) and emitter E (also called source) [b]1. Identify field effect tubes with pointer mul...
qwqwqw2088 Analogue and Mixed Signal
In embedded systems, if DRAM is reduced by half, which parts of the system kernel need to be modified?
In order to ensure the real-time requirements of some functions, I think it may be necessary to modify the system's process preemption mechanism and memory paging. What other issues should I pay atten...
chouxiaoya51 Embedded System
How to control the clock of the STM32103 development board through the web and modify the clock date through the web page
[table=98%,rgb(232, 232, 232)] [tr][td]I use STM32[color=rgb(0, 102, 153)][url=http://eboard.taobao.com/]development board[/url][/color] + LWIP + UCOSIII, and display the time and date through WEB, an...
yigererenren3 ARM Technology
The peak-to-peak value of the sine wave output of AD9851 is only 500mv, so it cannot be used as the local oscillator of a phase-locked loop. Can an amplifier be added to replace it?
The peak-to-peak value of the sine wave output of AD9851 is only 500mv, so it cannot be used as the local oscillator of a phase-locked loop. Can an amplifier be added to replace it?...
GXK ADI Reference Circuit
Effectively Using Pressure, Load & Torque Sensors
Effectively Using Pressure, Load & Torque Sensors with Today’s Data Acquisition Systems...
安_然 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1842  1376  340  79  63  38  28  7  2  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号