531SC1008M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531SC1008M00DG

531SC1008M00DG: DescriptionLVDS Output Clock Oscillator, 1008MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC1008M00DG Overview

LVDS Output Clock Oscillator, 1008MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1008M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1008 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Isolated 4 to 20mA-RTD transmission amplifier circuit

Crystal oscillator composed of TTL integrated circuit a

Power supply circuit diagram of AST ECDI-I type VGA color display

Phase compensation circuit diagram

Simple power supply fixed voltage circuit diagram

845ddr computer motherboard circuit diagram_54

Heart-shaped water lamp made with single-chip microcomputer and PCB diagram: Heart-shaped water lamp made with single-chip microcomputer and PCB diagram...; 恒河沙ZSF 51mcu

The program compiled by vhdl, I don’t know where the problem lies! Ask for a solution.: LIBRARY IEEE; USE IEEE.std_logic_1164.ALL; ENTITY syn_test IS PORT( sw1_a :IN STD_LOGIC; sw1_b :IN STD_LOGIC; sw1_c :IN STD_LOGIC; sw1_d :IN STD_LOGIC; -----abcd sub-switch of switch one sw2_a :IN STD...; ajzhumin Embedded System

ENC28J60 Chinese Manual: ENC28J60 Chinese manual[[i]This post was last edited by zhaojun_xf on 2010-7-23 14:27[/i]]...; zhaojun_xf DIY/Open Source Hardware

為什麼須要解决EMI/EMC/EMS 干扰问题?: 傳統在處理各類電子產品電磁波雜訊的成因有如下因素:A.電源系統所引發的寬帶(Broad band) 型態雜訊電源雜訊是由電源回路高速交換運作(switch)所產生的switching noise雜訊所構成的寬頻帶雜訊,因此要處理電源雜訊的元件就必須滿足兩個基本條件: 1. 耐電流要足夠大2. 要具備寬頻信號衰減的規格B. 高速數位回路運作所引發的時脈(Clock Narrow Band)型態雜訊由...; samfongkaren Analog electronics

Now I use 430G2553 to build a thermocouple temperature sampling circuit based on MAX6675! ! ! I would like to ask all the experts for advice! ! !: I am using 430G2553 to build a thermocouple temperature sampling circuit based on MAX6675, but I have never done it before! I want the sampling program and guidance! Thank you! Paid service is availab...; heart阳光依旧 Microcontroller MCU

C2000 Microprocessor Manual.: [color=#000][size=4]C2000 Microprocessor Manual.[/size][/color] [size=4][/size] [size=4] [/size] [size=4][/size]...; 灞波儿奔 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components