530RB1100M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RB1100M00DG

530RB1100M00DG: DescriptionLVPECL Output Clock Oscillator, 1100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB1100M00DG Overview

LVPECL Output Clock Oscillator, 1100MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB1100M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1100 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Micropower step-down voltage stabilizing circuit

Music VT66 series transistor-shaped music integrated circuit

Current type low voltage electric shock safety device circuit diagram

Dynamic balance feeling detection circuit

Frequency Modulation (FM) Waveform Generator Circuit

Computer motherboard circuit diagram 440LX2_13

Designing low-power AC-DC power supplies with ultra-high power density: Designing a Low-Power AC-DC Power Supply with Ultra-High Power Density [url=https://training.eeworld.com.cn/TI/video/12959][size=5]Designing a Low-Power AC-DC Power Supply with Ultra-High Power Densit...; qwqwqw2088 Analogue and Mixed Signal

AD analog-to-digital conversion: The following is my code. Can you please help me find the problem? The read number is always abnormal. Mega16, AD0 channel, unsigned char i; ADMUX=0x20; ADCSRA=0xCE; i=ADCL; i|=ADCH; Data i is always ...; mfxbb Embedded System

Design of Timing Control Module for TFT-LCD System: Design of the timing control module of the TFT-LCD system Abstract: The relationship between the timing control module and other submodules in the LCD system is explained, and the timing problem to be...; aimyself FPGA/CPLD

Raspberry Pi Bluetooth Basics - Use of bluezero library: [i=s]This post was last edited by lb8820265 on 2021-8-8 22:50[/i]There are many libraries for operating Bluetooth in Linux system. Here is the one I think is the best, bluezero library.bluezero is a p...; lb8820265 Creative Market

TLP3547 Evaluation Board Review [Replacement of Mechanical Relays]: [i=s]This post was last edited by wenyangzeng on 2018-9-9 08:08[/i] [size=4]TLP3547 Evaluation Board Review [Replacement of Mechanical Relay][/size] This TLP3547 uses LED to replace the electromagneti...; wenyangzeng Toshiba Photorelays TLP3547 Review

"Recommended Chinese Chip" + JieFa AC781x ARM Chip: [i=s]This post was last edited by damiaa on 2020-7-1 13:52[/i]Jiefa ARM chips include AC781x and AC7801x series I have tried a core board of AC781x. Experience: 1. Chip resources are relatively abunda...; damiaa Energy Infrastructure?

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components