531PB79M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531PB79M0000DGR

531PB79M0000DGR: DescriptionCMOS Output Clock Oscillator, 79MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531PB79M0000DGR Overview

CMOS Output Clock Oscillator, 79MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PB79M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	79 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Paper thickness detection circuit

Jiefang CA1092 automobile non-contact electronic ignition circuit

PWM DC motor speed regulation circuit diagram composed of LM324

QT-60-80 tower crane control circuit

LA4265 audio IC circuit

Pisces B7461 dimming writing desk lamp circuit diagram

How to cancel screen sleep?: The system I compiled has the screen going to sleep after 1 minute. I searched for a long time but couldn't find where to control the screen sleep time... I only found the screen backlight time in the...; hhuchangcan Embedded System

Solution to the problem of excessively high third harmonic of mobile phone RF DCS: In 2008, a customer had a dual-SIM dual-standby mobile phone using NXP. During the CTA network access test, the DCS 3rd harmonic exceeded the standard by 3db, while the passing standard should be 3db ...; 凤舞天 RF/Wirelessly

Does Allegro's built-in package library include packages for common interfaces such as serial ports, USB ports, and network ports?: Does Allegro's built-in package library have packages for common interfaces such as serial ports, USB ports, and network ports? What packages does Allegro's built-in package library have? Please expla...; 安圣基 PCB Design

After SMT reflow, the LM2596-5.0 chip turns yellow all over: Recently, in a batch of products produced by the company, it was found that after reflow soldering, the LM2596-5.0 chip turned yellow all over. As shown in the figure below, the left one is out of the...; hongmin Analogue and Mixed Signal

After the ADC acquisition pin of LPC1769 is disconnected and then connected again, the microcontroller needs to be restarted to continue acquisition. What is the problem?: The ADC acquisition pin of LPC1769 is led out through a wire, and the ADC acquisition was originally working normally. When the program is running normally, the connection wire is disconnected, and th...; 刚刚好2018 NXP MCU

Suddenly I was surprised to find the problem in the forum: [size=4] I found a problem. Every time I post information related to work products in the information release section of this forum, there are not many visitors. It seems that everyone is a kind perso...; yijindz Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components