531AB1060M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AB1060M00DG

531AB1060M00DG: DescriptionLVPECL Output Clock Oscillator, 1060MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB1060M00DG Overview

LVPECL Output Clock Oscillator, 1060MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB1060M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1060 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Overview of new multi-channel spectral sensors

Toy electronic cat circuit (1)

Lighting sound-activated switch circuit using thyristor

Control circuit for automatic round trip of workbench_2

Tianjin ZT-3 hearing aid circuit

Half-bridge mode practical switching regulated power supply circuit diagram

Who has a design report for a digital ammeter based on a microcontroller?: I just need the circuit schematic and C source code. I would like to thank you! Or can anyone help me change the voltage meter program into an ammeter program: #includeunsigned char code dispbitcode[]...; ytada Embedded System

ARM9-compatible soft-core processor design: based on FPGA: "ARM9-Compatible Soft-Core Processor Design: Based on FPGA" introduces how to use the hardware description language Verilog for FPGA design. By reading this book, readers can design a 32-bit RISC arch...; arui1999 Robotics Development

51 MCU C language development detailed explanation very good introductory book: This book goes from the basics to the complex, has rich examples, and is easy to understand. It is a very good introductory book.This book has not been reprinted since the first edition. The original ...; hookyy 51mcu

2440 Reading the temperature chip always fails to trigger an interrupt. Is there any way to do this?: Calling the IIC folder through the application layer in the BSP package does not work properly, so I have to switch to the bootloader layer to do temperature detection, but the interrupt cannot be tri...; gonglee Embedded System

Please advise on the dual gate tube that can replace 3sk318: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:56[/i] I would like to ask all the experts, what type of dual-gate tube can replace 3SK318 (direct replacement is best) Thank you!...; dreamsky11 Mobile and portable

A book on playing FPGA in simple terms: A book on playing FPGA in simple termsEveryone knows it well, I don’t need to introduce it!...; xhk_hlju FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components