530SC99M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SC99M0000DGR

530SC99M0000DGR: DescriptionLVDS Output Clock Oscillator, 99MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC99M0000DGR Overview

LVDS Output Clock Oscillator, 99MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC99M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	99 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Using CMOS to form a time-adjusted spot welding machine circuit a

Parallel LED digital tube dynamic scanning display circuit (common anode)

Power amplifier circuit using MOS tubes

Typical application circuit diagram of IR2155

1000V high voltage output DC regulated power supply circuit

Internal circuit and application of LC2200

Beaglebone linux 3g network card driver notes.: Beaglebone Linux 3G network card driver notes. With screenshots, more detailed. The main difference between different network cards is the serial number in the ppp script. If you can't find the serial...; agoodog Linux and Android

AVR on-chip EEPROM problem: #includeiom16v.h#includemacros.h#define uchar unsigned char#define uint unsigned intuchar unm[]={0xc0,0xf9,0xa4,0xb0,0x99,0x92,0x82,0xf8,0x80,0x90};uchar unm1[]={0x01,0x02,0x04,0x08};uchar wei[]={0,0,...; wgla5883792 Microchip MCU

How to hide the main interface of UCGUI: (UＣＯＳ＋ＵＣＧＵＩ) I have several buttons on the main interface. Now when I press a button, I need to redraw an interface. This interface does not use the form structure, but is drawn directly. However, aft...; chenfengjie90 Real-time operating system RTOS

What does return b/16*10+b%16 mean?: uchar Get_A_Byte_FROM_DS1302(){ floating i,b=0x00; for(i=0;i8;i++) {b |= _crol_((flying)IO,i); SCLK=1;SCLK=0; } return b/16*10+b%16; //}What value does return b/16*10+b%16 return? ?...; yylove 51mcu

Some parameters of setting the baud rate of msp430fr5739 to 9600 are incorrect, but the serial port can still communicate normally: The following is a reference example from TI's official website. If you look closely, you will find that its baud rate setting is inconsistent with what is written in the user manual. [code]void initU...; kent19900125 Microcontroller MCU

TPS61040 boost circuit abnormality: Hey guys, I recently made a boost circuit using tps61040 to boost 5v to around 9v to power an oled display. But now the voltage has risen to 11v, and I measured FB, the fb pin is 1.39v (the manual say...; wenuo Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components