EEWORLDEEWORLDEEWORLD

Part Number

Search

531RB1033M00DGR

Description
LVPECL Output Clock Oscillator, 1033MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RB1033M00DGR Overview

LVPECL Output Clock Oscillator, 1033MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB1033M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1033 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Detailed explanation of the technology of thermal transfer plate making method
Hardware required for thermal transfer board making : 1: A print output device for producing high-precision plastic toner solder mask, such as a laser printer or a copier (a copier needs a copy of the...
pcbanfang00 PCB Design
Nest founder: The threshold for smart hardware companies is not as low as imagined (repost)
[url]http://people.techweb.com.cn/2014-01-21/2000544.shtml[/url] Excerpt, please see the link for the full text [p=25, 2, left][color=rgb(0, 0, 0)][font=Simsun][b]Smart home is not an ideal paradise f...
wangfuchong Talking
I want to hold an event and make a banner to show some characteristics. I don't know what to write. Please help me, thank you.
I want to lead our electronics association to organize a voluntary maintenance activity. We need to go out of the school gate and voluntarily repair home appliances for residents near the school. Now ...
fengxin Talking
[Qinheng RISC-V core CH582] Transplantation of RF code 01
[i=s]This post was last edited by yangjiaxu on 2022-3-5 23:00[/i]Seeing that everyone has gotten started with CH582 so quickly and has posted so many posts, I think it's really great. Today I'm here t...
yangjiaxu Domestic Chip Exchange
Control principle of ADC0832
[backcolor=white][size=4] ADC0832 usually has 4 pins connected to the microcontroller, which are CLK, DI, CS, and DO. Since ADC0832 does not use the DO port and DI port at the same time during communi...
灞波儿奔 Microcontroller MCU
TI in numbers: Why are we so great in the analog industry?
...
maylove Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1195  1526  2115  2130  1804  25  31  43  37  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号