530WB1025M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530WB1025M00DG

530WB1025M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1025MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WB1025M00DG Overview

CMOS/TTL Output Clock Oscillator, 1025MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WB1025M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1025 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

instrumentation amplifier

Tropical fish tank water temperature automatic controller circuit diagram

Clever use of NE555 as a cycle timer circuit with adjustable on-off time

Differential light detection circuit

Isolated and amplified platinum resistance temperature measurement circuit

4~20mA pressure transmitter circuit

How to calculate the number of motor steps through this instruction manual: Great Gods, can someone help me check the motor manual through my attachments and calculate its steps? Thank you, it's urgent......; Freya521 NXP MCU

Regarding the problem of bootloader storing address in flash!: I've been looking at u-boot recently, and there's a question I'm not sure about: In the arm920t under the cpu directory, it starts in start.S, and the following statements: .globl _start _start: b res...; chnyuan Embedded System

Muscle SpikerBox circuit schematic diagram analysis: [img]data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAA4MAAAIICAYAAADUlztVAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZc wAADsMAAA7DAcdvqGQAAP+lSURBVHhe7J0FfFzF2oefTTbZuLtLJbXU3d1LC22hUNwdvgsXvXAvenG4...; cosmos1 Analog electronics

Introduction to the classification and manufacturing methods of PCB copper-clad laminates: Copper clad laminate is the substrate for processing and manufacturing PCB. It is the most important type of material. The manufacturing process of copper clad laminate is to impregnate glass fiber cl...; 中信华 PCB Design

Strange serial port failure-the host computer must send any data first before the transmission and reception can work normally: [i=s] This post was last edited by liujj05 on 2016-4-13 15:56 [/i] You guys just read this story, I will also follow up the latest situation in time. The thing is this: ======================Backgroun...; liujj05 Microcontroller MCU

Notes and additional information about Espressif development boards: This section provides some notes and supplementary content mentioned in each section of this guide. Available breakpoints and watchpoints The ESP32 debugger supports 2 hardware breakpoints and 64 soft...; 火辣西米秀 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components