EEWORLDEEWORLDEEWORLD

Part Number

Search

531DA770M000DG

Description
CMOS/TTL Output Clock Oscillator, 770MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531DA770M000DG Overview

CMOS/TTL Output Clock Oscillator, 770MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DA770M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency770 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Looking for arm development board
Because I have borrowed my original tq2440, I am now looking for a cheaper second-hand arm development board. ARM9 or ARM11 development board is fine. QQ295133956. Thank you!...
lonerzf Buy&Sell
I'm very annoyed recently so I'll share a joke for your entertainment
Woman: "Do you have a three-bedroom apartment?" Man: "No." Woman: "Do you have an Accord?" Man: "No." Woman (stands up): "I have something to do, so I'm leaving now." Man (mutters to himself): "I have...
huayang1118 Talking
Given the current development status of Linux in China, more than 90% of the questions can be answered in one sentence.
0001 [color=red]Change the host name (Chen Xu)[/color] vi /etc/sysconfig/network, change the HOSTNAME line to "HOSTNAME=hostname" (if there is no such line, then add it), and then run the command " ho...
黑衣人 Linux and Android
[Share your experience] STM32F03 development board--system clock setting SysTick
[align=center]【Share your experience】STM32F03[/font][font=宋体]development board[/font][font=宋体]--System clock setting[/font][/align][align=left]First, let me analyze the[font=Times New Roman]startup_st...
qinkaiabc stm32/stm8
Weird problem, external RAM reading and writing are always wrong
I use the ADUC7026 chip to sample the AD data and write it to the external RAM. I find that the written data is always wrong. I don't know why the single-step execution is correct, but the full-speed ...
PWP1013 Embedded System
How does the BUCK circuit control the output constant voltage?
The theoretical waveform of BUCK output voltage is a square wave. How can we make the output voltage constant? Is it feasible to increase the capacitance?...
喜鹊王子 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1872  2104  2040  1007  243  38  43  42  21  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号