530AA737M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA737M000DG

530AA737M000DG: DescriptionLVPECL Output Clock Oscillator, 737MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA737M000DG Overview

LVPECL Output Clock Oscillator, 737MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA737M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	737 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Contactor interlock control forward and reverse starting circuit

LM3886 BTL amplifier

electronic bell

Programmable divider to control counter reset (1)

1X0773CE (video recorder) infrared remote control transmitter circuit

FM transmitter circuit 03

Switching power supply generates electromagnetic interference problem: The interference generated by the switching power supply can be divided into two types: peak interference and harmonic interference according to the type of noise interference source; if divided by th...; qwqwqw2088 Power technology

TI launches new generation digital power controller UCD3138 for isolated power supplies: Fully programmable, integrated digital controllers provide maximum flexibility and performance for AC/DC and isolated DC/DC power supply designsRecently, Texas Instruments (TI) launched the industry's...; trevor Analogue and Mixed Signal

EEWORLD University Hall----MATLAB Applications Complete Book Video: MATLAB Applications Complete Book Video : https://training.eeworld.com.cn/course/5826"MATLAB Application Complete" introduces all aspects of MATLAB programming and development from the basics to the a...; JFET Embedded System

Can the capacitor voltage be forced to zero during simulation?: Hello everyone, I would like to ask if I can force the capacitor voltage that is not zero to be set to 0 after each simulation time step when simulating a circuit containing capacitors using Matlab. I...; huangweichi123 FPGA/CPLD

timer: #include "msp430f149.h"int main( void ){ // Stop watchdog timer to prevent time out reset WDTCTL = WDTPW + WDTHOLD; TACTL=TASSEL_2+TACLR+MC_2+TAIE; //Clock source SMCLK, clear, continuous counting mod...; 麻滴滴 Microcontroller MCU

How to solve the problem of digital tube afterimage: When the digital tube dynamically displays the shift, it will temporarily display the previous data Functions to be implemented:键扫程序 void Delay10ms()//@12.000MHz {unsigned char i, j;i = 117;j = 184;do...; 1244334644 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components