EEWORLDEEWORLDEEWORLD

Part Number

Search

530FC93M0000DG

Description
LVDS Output Clock Oscillator, 93MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530FC93M0000DG Overview

LVDS Output Clock Oscillator, 93MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC93M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency93 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Pressure transmitter zero migration and differential pressure transmitter zero migration
[font=微软雅黑][color=#000000][size=3]Pressure transmitters and differential pressure transmitters are mostly equipped with a "zero point migration" device, which can migrate the zero point of the transmi...
swp111 Industrial Control Electronics
The STM32+ucos2 program has been compiled and downloaded to the board, but why is the light not on?
It is very simple to verify it with a multi-task running light program. Why is the light not on? The kernel of UCOS is downloaded from the official website. Please explain int main(void) { #if (OS_TAS...
小小小小菜鸟 stm32/stm8
【Signal Processing】:Principle and Implementation of FPGA Digital Signal Processing
This article includes 3 sections: "Signal Detection Theory", "Noise and Its Processing", and "Digital Signal and Its Processing" [[i] This post was last edited by liuceone on 2011-12-8 14:51 [/i]]...
liuceone FPGA/CPLD
【CN0015】AD5383 channel monitoring function
Circuit Function and BenefitsIn a multichannel DAC system, being able to monitor all outputs at a single point is a major advantage for troubleshooting and diagnostic analysis. This circuit provides m...
EEWORLD社区 ADI Reference Circuit
I am a PCB newbie and would like to ask about the relationship between PCB trace width and current carrying capacity.
As the title says. I have searched a lot on the Internet about the calculation relationship between the two. For the case of 1 ounce copper thickness, some say that a line width of 1mm can only carry ...
daisy089412 PCB Design
How to realize the control of multiple stepper motors by a single chip microcomputer?
I would like to ask all the experts, how to achieve the control of multiple stepper motors by a single chip microcomputer? As long as it can be controlled, any method is fine, thank you!I want to use ...
GLINT MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 111  295  981  2649  2707  3  6  20  54  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号