531WC859M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531WC859M000DG

531WC859M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 859MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WC859M000DG Overview

CMOS/TTL Output Clock Oscillator, 859MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC859M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	859 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Overview of Linear Optocoupler and Nonlinear Optocoupler Models

Control circuit for fixed power phase sequence

Light-controlled, touch-type multi-purpose switch socket circuit

Seven-speed optional DC stabilized power supply circuit

Over-stack trigger AC—SSR internal circuit

A5350 photoelectric smoke detector circuit - typical application

Evaluation summary: Allwinner heterogeneous multi-core AI intelligent vision V853 development board: Activity details: [Allwinner heterogeneous multi-core AI intelligent vision V853 development board]Updated to 2022-12-30Evaluation report summary:@IC CrawlerAllwinner heterogeneous multi-core AI intel...; EEWORLD社区 Special Edition for Assessment Centres

Last Saturday, a TI M3 and an FPGA development board were lost on the Central Line: Last Saturday, a TI M3 and an FPGA development board were lost on the Central Line...; haitianhappy Talking

STM32 Novice's "Zero Time Keyboard" and "Mad Dog" C++ Demonstration Program: /*----------------------------------------------------------------------- STM32 Novice "Zero Time Keyboard" and "Mad Dog" C++ Demonstration Package The main experimental purpose of this program (teste...; 呱呱 stm32/stm8

There is always a problem with CCS grace configuration UART-A. I have been thinking about it for a long time and still don't know the problem. Can you help me?: There are always problems with CCS grace configuration UART-A. I have been thinking about it for a long time and still don't know the problem. Can you help me? I would be grateful...; asdeshizi Microcontroller MCU

How to print a character or a sentence when ADS is compiled: I know that in assembly files, you can use INFO 0."this is a message!", and in C, you can use #pragma message("this is a message!"), but the compiler in ADS doesn't seem to support this? How do you de...; tigerhaha Embedded System

51 MCU course design written in C language: Digital voltmeter designed using ADC0809 (displayed with LED digital tube)...; 天使小鹏哥 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components