531BC799M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BC799M000DG

531BC799M000DG: DescriptionLVDS Output Clock Oscillator, 799MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BC799M000DG Overview

LVDS Output Clock Oscillator, 799MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BC799M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	799 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

JK7 proximity switch circuit

Parallel switching power supply for televisions (c)

Circuit diagram with soft start function

Guangshun KYT1-40A turning fan circuit diagram

Photosensitive circuit of ZD-30C and ZD-30D automatic quantitative scale

875p computer motherboard circuit diagram_054

【Reprint】Bluetooth 4.0 RF Test (I): For Bluetooth RF testing, the product must first enter test mode. Test mode refers to the Bluetooth transceiver test specified by the Bluetooth technical specification (issued by SIG), which can be us...; lyzhangxiang RF/Wirelessly

Please help me! DSP image processing problem!: I am a newbie, and I have a weird topic for my graduation project, which is the design of iris recognition system based on DSP. I have a few questions to ask, and I hope the experts can help me~ 1. Si...; wangyehot Embedded System

Experience the tranquility of nature on the starry sky bed: Using the earth as a bed, the sky as a blanket, and falling asleep while counting the stars in the sky, what a pleasant state it is. However, this is only a beautiful wish of people. The starry sky be...; lopopo Creative Market

Regarding the question of STM32's SDIO command CMD53, please answer: When looking at the SDIO part of STM32, I found that it does not support the CMD53 command, so I can only use its block transfer mode, and the size of the block transfer must be a power of 2. This see...; mingdi stm32/stm8

I am new to microcontroller and encountered a timer running light problem.: #include #include #define uchar unsigned char #define uint unsigned int uchar temp; uchar tt,idelay,i=0,kk=0,pp=2; void main() { TMOD=0X01; EA=1; ET0=1; TR0=1 ; TH0=(65536-50000)/256; TL0=(65536-50000...; absq Embedded System

74HC164 and 74HC165 expansion port proteus simulation: 164 is serial input and parallel output, 165 is parallel output and serial input. Usually, when the IO of the microcontroller is not enough, these two are good ways to expand IO. 164 can be expanded t...; 黑衣人 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components