EEWORLDEEWORLDEEWORLD

Part Number

Search

530BA1301M00DGR

Description
LVDS Output Clock Oscillator, 1301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530BA1301M00DGR Overview

LVDS Output Clock Oscillator, 1301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BA1301M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1301 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
STR912 timer problem~~Please help me take a look.
void SCU_Configuration(void) { GPIO_InitTypeDef GPIO_InitStructure; TIM_InitTypeDef TIM_InitStructure; UART_InitTypeDef UART_InitStructure; /* SYSTEM CLOCK Configuration ------------------------------...
hahazhenxin stm32/stm8
Problems with freewheeling diodes in MOS drive motors
[i=s] This post was last edited by me on 2021-3-17 11:36[/i]As the title says, and as shown in the figure below, when using MOS as a switch to drive a DC motor, a freewheeling diode is added to avoid ...
我本将心向明月 Analog electronics
China's chip research and development leader died young, Huawei HiSilicon solved the problem of hollow core
"Wang Jin has always been the one who tackles tough problems in Huawei's R&D." A former Huawei employee commented on this R&D staff who died young. Yesterday, Huawei's HiSilicon confirmed that Wang Ji...
azhiking Talking
How to solve the problem of abnormal heating of op amp THS4052ID
AD5621+THS4052ID expects the output voltage range to be -10V to +5V. During debugging, the +-12V current of the op amp is about 10mA, which is basically normal, but the THS4052ID is abnormally hot, ve...
yshldq114 Analog electronics
FPGA burned-in program does not execute immediately
[i=s] This post was last edited by 3008202060 on 2014-7-17 15:20 [/i] I burned a program into the FPGA, but it took about a minute to start executing. Why is this? There is no delay in the program! Pl...
3008202060 FPGA/CPLD
Desktop power supply 12V output power
I have a desktop power supply and I want to use the 12V power supply. I don't know what the power is? Can anyone tell me about it?...
白丁 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 316  2387  2855  937  2059  7  49  58  19  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号