550ND074M250DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550ND074M250DG

550ND074M250DG: DescriptionLVDS Output Clock Oscillator, 74.25MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size231KB，14 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550ND074M250DG Overview

LVDS Output Clock Oscillator, 74.25MHz Nom, ROHS COMPLIANT PACKAGE-6

550ND074M250DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	50%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Nominal operating frequency	74.25 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

EVISION

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(VCXO)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 to 945 MHz

and selected frequencies to

1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 8.

Applications

SONET/SDH

xDSL

10 GbE LAN/WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 7.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXOs, where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC-based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory-configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating the long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.6 6/07

Si550

Recommended Resources

BTL type amplifier circuit diagram and characteristics

Use CD4011 to make a sound and light dual control delay lamp (1)

Large screen color TV AC input voltage automatic conversion circuit diagram a

Connect two 110 volt light bulbs to a 220 volt power supply.

Human body approaching safety protection warning circuit

High-speed current feedback operational amplifier circuit OPA603

EEWORLD University Hall----Signal Integrity and High-Speed Digital Circuit Design: Signal Integrity and High-Speed Digital Circuit Design : https://training.eeworld.com.cn/course/4724Signal integrity refers to the quality of the signal on the transmission path, which can be ordinary...; 老白菜 Analog electronics

Power chip (reposted): Voltage regulator, DC-DC circuit and power monitor pins and main features 7800 series three-terminal regulator (positive output) three-terminal series regulator with fixed output voltage; output volta...; lifenet Power technology

Zigbee serial port transparent transmission development: Is there anyone familiar with Zigbee? It would be best if you are in Shenzhen. If you see any, please contact me. Thank you....; weizhongc TI Technology Forum

If the DSP is booted from flash in hardware mode 111: If the DSP is booted from flash in hardware mode 111, can it be debugged online after burning the program into flash (after running the program from flash to ram) after connecting to CCS?...; 安_然 DSP and ARM Processors

Help!!! About the electronic clock designed by combining 89c2051 and ds1302. . .: Could any experts tell me how to use p13->clk and p14->i/o to realize data transmission and how to write the program?...; wangyuguo379 51mcu

Where is the best place to place the angle sensor?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] Where is the best place to put the angle sensor?...; fdz13622026182 Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components